Generalized Methodology for Determining Numerical Features of Hardware Floating-Point Matrix Multipliers: Part I

Khattak, F. A. and Mikaitis, M. orcid.org/0000-0001-8706-1436 (2025) Generalized Methodology for Determining Numerical Features of Hardware Floating-Point Matrix Multipliers: Part I. In: Proceedings of 2025 IEEE High Performance Extreme Computing Conference (HPEC). 29th Annual IEEE High Performance Extreme Computing Virtual Conference, 15-19 Sep 2025, Online. . IEEE. ISBN: 979-8-3315-7844-2. ISSN: 2643-1971. EISSN: 2643-1971.

Abstract

Metadata

Item Type: Proceedings Paper
Authors/Creators:
Copyright, Publisher and Additional Information:

This is an author produced version of a proceedings paper published in Proceedings of 2025 IEEE High Performance Extreme Computing Conference (HPEC), made available under the terms of the Creative Commons Attribution License (CC-BY), which permits unrestricted use, distribution and reproduction in any medium, provided the original work is properly cited.

Dates:
  • Accepted: 21 August 2025
  • Published: 16 October 2025
Institution: The University of Leeds
Academic Units: The University of Leeds > Faculty of Engineering & Physical Sciences (Leeds) > School of Computing (Leeds)
Funding Information:
Funder
Grant number
EPSRC Accounts Payable
OPP136
Date Deposited: 10 Sep 2025 09:21
Last Modified: 21 Apr 2026 14:26
Status: Published
Publisher: IEEE
Identification Number: 10.1109/HPEC67600.2025.11196657
Open Archives Initiative ID (OAI ID):

Download

Export

Statistics