Audsley, N.C. and Bletsas, K. (2004) Realistic Analysis of Limited Parallel Software / Hardware Implementations. In: Proceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium. RTAS 04, 25-28 May 2004, Toronto, Canada. , pp. 388-395.
Abstract
Proposed real-time system implementations combine reconfigurable hardware (for speed-up) with processor-memory architectures. Such hardware can execute many functions in parallel, leading to a limited parallel system where a single software process can execute on the processor at any time, in parallel with a number of functions implemented on the reconfigurable hardware. This approach is not amenable to conventional fixed priority timing analysis, as fundamental assumptions are compromised, namely that of a critical instant. This paper describes generalised fixed priority timing analysis for limited parallel systems, illustrated by an example system utilising field programmable gate arrays as the reconfigurable hardware resource.
Metadata
Item Type: | Proceedings Paper |
---|---|
Authors/Creators: |
|
Dates: |
|
Institution: | The University of York |
Academic Units: | The University of York > Faculty of Sciences (York) > Computer Science (York) |
Depositing User: | York RAE Import |
Date Deposited: | 08 Apr 2009 15:44 |
Last Modified: | 19 Dec 2022 13:20 |
Published Version: | http://dx.doi.org/10.1109/RTTAS.2004.1317285 |
Status: | Published |
Identification Number: | 10.1109/RTTAS.2004.1317285 |
Open Archives Initiative ID (OAI ID): | oai:eprints.whiterose.ac.uk:6190 |