Huibin, S., Bailey, C., Farrall, G. et al. (2 more authors) (2005) Combined Simulator Statistics and Block-Code Sampling to Study Performance Enhancement of Microarchitecture. In: Proceedings of IEEE International System-On-Chip Conference 2005. SOC Conference, 2005, 19-23 Sep 2005, Washington, DC. , 33 - 36. ISBN 0-7803-9264-7
Abstract
This paper presents a simple approach combining the statistics of simulation and block code sampling to study the performance enhancement of the microarchitecture with duplicated pipelines (enhanced microarchitectures). We collect the statistics from the simulation of EEMBC benchmark code on a TriCore™ 2.0 implementation and use them to sample blocks of code and simulate different enhanced microarchitectures. The new simulation results are used to analyse the performance benefits of each microarchitecture enhancement, which can narrow down the design space exploration.
Metadata
| Authors/Creators: |
|
|---|---|
| Dates: |
|
| Institution: | The University of York |
| Academic Units: | The University of York > Faculty of Sciences (York) > Computer Science (York) |
| Depositing User: | York RAE Import |
| Date Deposited: | 06 Apr 2009 16:16 |
| Last Modified: | 19 Dec 2022 13:20 |
| Published Version: | http://dx.doi.org/10.1109/SOCC.2005.1554449 |
| Status: | Published |
| Identification Number: | https://doi.org/10.1109/SOCC.2005.1554449 |
CORE (COnnecting REpositories)
CORE (COnnecting REpositories)