A 65nm CMOS lossless bio-signal compression circuit with 250 femtoJoule performance per bit.

Crispin-Bailey, Christopher orcid.org/0000-0003-0613-9698, Dai, Chengliang and Austin, James orcid.org/0000-0001-5762-8614 (2019) A 65nm CMOS lossless bio-signal compression circuit with 250 femtoJoule performance per bit. IEEE Transactions on Biomedical Circuits and Systems. pp. 1087-1100. ISSN 1932-4545

Abstract

Metadata

Authors/Creators:
Copyright, Publisher and Additional Information: (c) 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
Keywords: Lossless Data Compression, VLSI Design, EEG, ECG, Wearable Sensors, Power Efficiency
Dates:
  • Accepted: 26 August 2019
  • Published (online): 30 August 2019
  • Published: October 2019
Institution: The University of York
Academic Units: The University of York > Faculty of Sciences (York) > Computer Science (York)
Depositing User: Pure (York)
Date Deposited: 18 Sep 2019 14:20
Last Modified: 02 Dec 2022 07:38
Published Version: https://doi.org/10.1109/TBCAS.2019.2938672
Status: Published
Refereed: Yes
Identification Number: https://doi.org/10.1109/TBCAS.2019.2938672
Related URLs:

Download

Filename: IEEE_Trans_BioCir_Sys_VLSICOMP_FINAL_1_.pdf

Description: IEEE_Trans_BioCir___Sys_VLSICOMP__FINAL_ (1)

Share / Export

Statistics