Inputs and outputs in CSP : a model and a testing theory

Cavalcanti, A., Hierons, R.M. orcid.org/0000-0002-4771-1446 and Nogueira, S. (2020) Inputs and outputs in CSP : a model and a testing theory. ACM Transactions on Computational Logic, 21 (3). 24. ISSN 1529-3785

Abstract

Metadata

Authors/Creators:
Copyright, Publisher and Additional Information: © 2020 Association for Computing Machinery. This is an author-produced version of a paper subsequently published in ACM Transactions on Computational Logic. Uploaded in accordance with the publisher's self-archiving policy.
Keywords: Exhaustive test set; process algebra; reinement; refusal-testing model
Dates:
  • Accepted: 12 January 2020
  • Published (online): 22 May 2020
  • Published: 22 May 2020
Institution: The University of Sheffield
Academic Units: The University of Sheffield > Faculty of Engineering (Sheffield) > Department of Computer Science (Sheffield)
Funding Information:
FunderGrant number
Engineering and Physical Science Research CouncilEP/R025134/2
Depositing User: Symplectic Sheffield
Date Deposited: 22 Jan 2020 10:42
Last Modified: 24 Aug 2020 08:28
Status: Published
Publisher: Association for Computing Machinery
Refereed: Yes
Identification Number: https://doi.org/10.1145/3379508

Share / Export

Statistics