



Deposited via The University of Sheffield.

White Rose Research Online URL for this paper:

<https://eprints.whiterose.ac.uk/id/eprint/242077/>

Version: Accepted Version

Article:

Ahmed, H., Rahoui, A. and Elghali, S.B. (2026) PLL-synchronized PWM rectifier: cascaded in-loop low-pass filtering approaches. IEEE Journal of Emerging and Selected Topics in Industrial Electronics. ISSN: 2687-9735

<https://doi.org/10.1109/jestie.2026.3703140>

© 2026 The Authors. Except as otherwise noted, this author-accepted version of a journal article published in IEEE Journal of Emerging and Selected Topics in Industrial Electronics is made available via the University of Sheffield Research Publications and Copyright Policy under the terms of the Creative Commons Attribution 4.0 International License (CC-BY 4.0), which permits unrestricted use, distribution and reproduction in any medium, provided the original work is properly cited. To view a copy of this licence, visit <http://creativecommons.org/licenses/by/4.0/>

Reuse

This article is distributed under the terms of the Creative Commons Attribution (CC BY) licence. This licence allows you to distribute, remix, tweak, and build upon the work, even commercially, as long as you credit the authors for the original work. More information and the full terms of the licence here: <https://creativecommons.org/licenses/>

Takedown

If you consider content in White Rose Research Online to be in breach of UK law, please notify us by emailing eprints@whiterose.ac.uk including the URL of the record and the reason for the withdrawal request.

PLL-Synchronized PWM Rectifier: Cascaded In-Loop Low-Pass Filtering Approaches

Hafiz Ahmed, *Senior Member, IEEE*, Adel Rahoui, *Member, IEEE*, and Seifeddine Ben Elghali

Abstract—Amplitude normalization schemes (ANSs) are essential for making PLL dynamics independent of grid amplitude - a critical feature for the stable control of grid-connected power converters. This article presents a comparative analysis of recently proposed low-pass filter (LPF)-based ANS-PLLs and introduces an improved demodulation-based PLL (dPLL) featuring an LPF in the feedforward path. Through small-signal modeling and the symmetric optimum method, we establish that while these architectures share similar open-loop characteristics, existing PLLs require a significantly higher LPF cut-off frequency to achieve an equivalent phase margin. This necessary compromise inherently degrades frequency tracking and harmonic robustness. The proposed dPLL simplifies implementation with one fewer tuning gain while maintaining real-time compatible computational complexity. Additionally, numerical phase-plane analysis demonstrates the global convergence of the dPLL under a wide initial phase estimation error range $(-\pi, \pi)$. Experimental validation on an AC-DC PWM rectifier confirms the superior performance of the proposed method in reducing source current harmonic distortion across diverse operating conditions.

Index Terms—PLL, Amplitude Normalization, Filtering

I. INTRODUCTION

POWER electronic converters (PECs), such as the AC-DC PWM rectifier, play a central role in linking loads to the power grid [1], [2], a task that depends heavily on accurate, real-time grid information. Within the PEC control structure, a phase-locked loop (PLL) acts as the key feedback mechanism, enabling stable operation that adapts to grid frequency variations [3]. The synchronous reference frame PLL (SRF-PLL) [4] remains the foundational and most widely adopted approach for three-phase PECs. Its phase detector (PD) converts stationary grid voltage signals into a rotating reference frame, where the amplitude-dependent q -axis component is processed through a proportional-integral (PI) loop filter (LF) and a voltage-controlled oscillator (VCO) (an integrator in the digital domain) to achieve phase locking. As a second-order system, the SRF-PLL exhibits well-known dynamic behaviour: the PI LF introduces a free integrator that ensures zero steady-state phase error under step changes in

frequency, but this same integrator inherently creates a trade-off between transient response speed and disturbance rejection. Increasing the LF bandwidth improves tracking speed, yet at the same time reduces robustness to harmonics and grid noise, making the SRF-PLL not well suited to the increasingly polluted conditions of modern distribution networks.

Modern distribution networks are often affected by phase unbalance, harmonic distortion [5], and abrupt voltage magnitude variations due to grid faults, all of which significantly impair phase-locking accuracy. As a result, extensive research has focused on pre-loop filtering, where disturbance mitigation is handled by a signal-conditioning stage placed ahead of the PD, allowing the main loop dynamics to remain unchanged while suppressing specific frequency components. Among these approaches, the second-order generalized integrator (SOGI) [6] and its various variants act as orthogonal signal generators (OSGs), providing both band-pass filtering and quadrature signal generation [7]. Delayed signal cancellation (DSC) operators offer a computationally simple, though memory-intensive, alternative, removing selected harmonic orders through cascaded cancellation stages [8], [9]. DSC-based techniques can operate in either frequency-adaptive or fixed-frequency modes [10]. Adaptive notch filters (ANFs) dynamically track and suppress individual disturbance frequencies, making them particularly effective under grid frequency deviations [11]. The enhanced PLL (EPLL) integrates a self-tuning sinusoidal estimator capable of adaptively tracking amplitude, frequency, and phase simultaneously [12]. While these methods and the wider pre-filtering literature each address specific weaknesses of the basic SRF-PLL, they often share a common limitation: narrowing the pre-filter bandwidth to reject harmonics inevitably introduces additional phase lag and slower transient recovery and vice-versa.

An alternative viewpoint is that filtering does not have to be confined to the pre-loop stage; similar harmonic attenuation can be achieved by embedding low-pass or notch filters and their various variants directly within the PLL loop [13]–[16]. Although in-loop filtering directly alters the loop transfer function and therefore requires careful stability consideration, it enables tighter integration between filtering and control dynamics and supports more systematic tuning strategies. Additionally, pre-filtered PLLs are often tuned by obtaining their in-loop equivalent transfer function.

The performance limits of a PLL are fundamentally linked to its loop type, defined by the number of open-loop integrators in the forward path. A type-1 loop (with a single integrator) can track constant phase without error but exhibits steady-state error under constant frequency offsets. A type-2 loop

Manuscript received Month xx, 2xxx; revised Month xx, xxxx; accepted Month x, xxxx.

H. Ahmed is with the School of Electrical & Electronic Engineering, The University of Sheffield, Sheffield S1 3JD, UK and also with Autonex Systems Limited, Coventry, CV1 2NT, UK (E-mail: hafiz.h.ahmed@ieee.org).

A. Rahoui is with the Preparatory Classes Department, Ecole Nationale Supérieure des Travaux Publics, Algiers 16051, Algeria, and also with the L2CSP Laboratory, Mouloud Mammeri University, Tizi-Ouzou 15000, Algeria (E-mail: a.rahoui@enstp.edu.dz).

S. Ben Elghali is with LIS lab, UMR-7020, CNRS, Aix-Marseille University, 13013 Marseille, France (E-mail: seifeddine.benelghali@lis-lab.fr).

(two integrators, as in the SRF-PLL with its PI LF and VCO) removes steady-state errors for step frequency changes, though it inherits the bandwidth-disturbance trade-off described earlier. A type-3 loop introduces an additional integrator, enabling error-free tracking of frequency ramps, but at the cost of significantly reduced stability margins [17]. In this context, the quasi-type-1 PLL [18] offers a practical compromise: by replacing the PI LF with a proportional controller, it behaves internally as a type-1 loop while recovering type-2 closed-loop characteristics through structural design. This simplifies tuning to a single gain parameter and eases the phase-bandwidth trade-off associated with the SRF-PLL, while preserving the robustness advantages of a lower-order filter.

For grid-connected applications, another key requirement is decoupling loop dynamics from variations in grid voltage amplitude, which is essential for fault-tolerant PEC operation. Amplitude normalization schemes (ANSs) address this by making the effective PD gain independent of amplitude. Common implementations include direct division by the estimated amplitude [19], the atan2-based demodulation PLL (dPLL) [18], the double-sine PLL (sPLL) [20], and the half-tangent PLL (hPLL) [21]. While amplitude normalization is beneficial in maintaining consistent loop gain, it introduces nonlinear effects that complicate stability. Division-based and trigonometric ANSs exhibit nonlinear gain behaviour that leads to multiple equilibrium points, only some of which correspond to the desired locked condition. As a result, assessing global convergence and identifying the basin of attraction requires nonlinear analysis beyond the standard small-signal methods applied to SRF-PLL variants. Within this group, the dPLL based on the atan2 function stands out for its clean normalization: it directly computes phase from the d-q components without needing an amplitude estimate, removing the extra tuning parameter required in division-based approaches. This independence from amplitude estimation, combined with the proportional LF of the quasi-type-1 structure, makes the dPLL well suited for in-loop LPF enhancement. Despite the wide range of ANS-based PLLs reported in the literature, a clear gap remains: there is still no rigorous and fair comparison that evaluates these architectures under consistent conditions. Existing studies typically rely on different tuning approaches, making it difficult to distinguish true structural benefits from differences caused by tuning choices. A benchmarking framework based on matched phase margins and crossover frequencies is therefore needed to reveal their actual performance differences. This article addresses that gap.

Motivated by these considerations, we propose a modified dPLL with a cascaded LPF in the feedforward (FF) path, effectively extending the quasi-type-1 structure to attenuate higher-frequency harmonics while preserving simplicity. Using small-signal modelling together with the symmetric optimum (SO) tuning method — ensuring all candidates share identical phase margins and crossover frequencies — we present the first systematic comparison of three existing ANS-PLLs [18], [20], [21] with the proposed dPLL. The results show that, under fair tuning, the methods are equivalent in their open-loop small-signal behaviour, yet the proposed dPLL achieves improved harmonic rejection by operating with a significantly




Fig. 1: LPF-Based ANS PLL: (a) Block diagram, (b): SSM.

lower LPF cut-off frequency at the same phase margin, thereby enhancing frequency tracking robustness. Furthermore, the modular nature of the proposed structure allows straightforward integration with pre-loop filtering techniques such as SOGI, DSC, or ANF, complementing the in-loop LPF. Experimental validation on an AC-DC PWM rectifier confirms the improved performance of the proposed approach in reducing source current harmonic distortion under a range of operating conditions.

The main contributions are as follows. First, the development of a modified dPLL with a cascaded LPF-based FF path, including small-signal modelling, phase-plane analysis for global stability and convergence, and a symmetric-optimum tuning framework. Second, a rigorous comparative study of the proposed dPLL and three existing ANS-based PLLs using a consistent benchmarking approach. Third, experimental validation on an AC-DC PWM rectifier, demonstrating clear improvements in harmonic distortion reduction and dynamic performance across diverse operating scenarios.

II. LPF-BASED THREE-PHASE PLLS

Generic block diagram and small-signal model (SSM) of the ANS-based PLL with in-loop LPF is shown in Fig 1. Outputs of the PD are given by for $\theta_e = \theta - \hat{\theta}$:

$$V_d = V \cos(\theta_e), V_q = -V \sin(\theta_e), \quad (1)$$

where amplitude and phase are denoted by V and θ with $\hat{\cdot}$ indicates estimated value. As the open-loop transfer function (OLTF) of this PLL has a pair of non-zero pole and zero, which makes the symmetric optimum (SO) method [22] a suitable gain tuning choice. For time-domain tuning for this transfer function, see [23]. Accordingly, optimal PLL parameters are:

$$k_p = \omega_c, k_i = \omega_c^2/b, \omega_l = b\omega_c, b > 0 \quad (2)$$

where ω_c is the desired cross-over frequency and b corresponds to $1 + \sqrt{2}$ for a 45° phase margin (PM), which is often suggested for the PLL in the existing literature. Additionally, ω_c within $110 \leq \omega_c \leq 140$ rad/s is also recommended. Then, by taking the middle point, i.e., $\omega_c = 125$ rad/s, results in the sPLL parameters as: $k_p = 125$; $k_i = 6472.1$, $\omega_l = 301.7767$.

A. Proposed FF LPF-based Demodulation PLL

Conventional demodulation PLL [18] uses a proportional gain-only LF; however, it is a second-order system in the closed-loop same as the SRF-PLL using PI LF. This article modifies the conventional dPLL by adding another LPF in the FF path as shown in Fig. 2, whose PD outputs are given by:

$$V_d \approx V \cos(\phi), V_q \approx V \sin(\phi), \quad (3)$$




Fig. 7: PLL SSM validation: frequency estimation.




Fig. 8: Active rectifier experimental setup.

frequency tracking performance will be significantly deteriorated compared to the proposed dPLL. Additionally, the PI LF in the sPLL will also slow down its tracking response compared to the dPLL, which uses only a proportional LF. Compared to the proposed dPLL, the conventional qPLL's magnitude response shows lower attenuation of high-frequency components (Fig. 6), resulting in slightly worse performance under grid disturbances. Note that the SSM validation in Fig. 5 is presented only for the phase, following the wider PLL literature. However, this figure does not explain the frequency-estimation dynamics. Therefore, Fig. 7 shows the actual vs. model output for the frequency when the PLLs were subject to the same conditions as in Fig. 5. Results show that despite similar time-domain phase-estimation performance, the PLLs have very different frequency-estimation behavior. The pro-




Fig. 9: Experimental results for frequency step change (T1).




Fig. 10: Experimental results for 80% asymmetric sags (T2).

posed dPLL has the fastest error convergence with the lowest peak overshoot, followed by the qPLL and sPLL. This can be explained by the tuning of these PLLs: the proposed dPLL has the lowest proportional gain value, followed by the qPLL and sPLL, which is reflected in the peak-overshoot values (higher proportional gain correlates with higher overshoot). This is also reflected in the experimental results in the next section.

III. EXPERIMENTAL RESULTS AND DISCUSSIONS

This section presents experimental validation using a 10 kHz PWM-controlled three-phase AC/DC rectifier setup with RL filter, as shown in Fig. 8. The AC-side filter (R and L), DC-link capacitor (C), and load (R_L) parameters are 1.5Ω , 19.4mH , 2.5mF , and 110Ω , respectively. The PLLs and control system were implemented with a $100\mu\text{s}$ sampling time-step in Matlab/Simulink, utilizing TI C2000 F28379D micro-controller for rapid control prototyping. For comparison, we selected the qPLL and sPLL with gains reported in Sec. II together with the hPLL [21]. Since this PLL does not have an in-loop LPF, we used the same gains ($k_p = 184$, $k_i = 8464$) as specified by the authors in [21]. For the reported experiments, the nominal phase voltage is 55V (r.m.s) and the frequency is 50Hz . To validate the methods, five challenging cases are considered, which are: (T1) +10% Frequency step; (T2) 80% Asymmetrical voltage sag in phase a and b ; (T3) +90° Phase jump; (T4) Harmonic distortion (10% THD); (T5) Weak grid ($\text{SCR} = 1.35$) with I_{ref} step change from 0.4 p.u. to 0.65 p.u. Tests results are shown in Figs. 9-13. The top figure shows the grid voltage, the middle figure shows the estimated grid frequency, and the bottom figure shows the estimated amplitude. As shown in Fig. 9 (T1), the proposed dPLL achieves the fastest frequency estimation (lowest settling time) and lowest overshoot under a frequency step change, followed by the hPLL, sPLL, and qPLL. This is also aligned with SSM validation in Fig. 7, where the dPLL had the fastest convergence with the lowest overshoot. Despite identical tuning, the dPLL and qPLL produce significantly smoother amplitude estimates than the sPLL and hPLL. This is a critical advantage since these estimates directly generate switching signals within the vector control framework. Regarding robustness to phase




Fig. 11: Experimental results for 90° phase change (T3).

unbalance in Fig. 10 (T2), all tested PLLs exhibit steady-state oscillations as they lack sequence component extraction. However, the dPLL demonstrates the fastest convergence for amplitude estimation, followed by the qPLL. Results in Fig. 11 show that a 90° phase jump causes large overshoots in all PLLs. The proposed dPLL and its predecessor, the qPLL, have similar overshoots for both amplitude and frequency estimation, though the dPLL achieves faster convergence. Notably, both the sPLL and hPLL show very high overshoot in amplitude estimation. Results for T4 in Fig. 12 show that grid harmonic distortion causes noticeable oscillations in the amplitude estimated by the sPLL and hPLL, while the qPLL and dPLL remain more resilient. The dPLL in particular achieves faster amplitude convergence than the qPLL. Finally, the weak grid scenario in Fig. 13 shows a similar trend where the sPLL and hPLL are more sensitive, whereas the qPLL and dPLL are more robust. The comparative settling times validate the benchmarking framework, as the sPLL, qPLL, and dPLL were tuned with approximately identical phase margins and bandwidths. To further validate these results, Figs. 14 and 15, show the line current spectrum for two challenging cases: T2 and T4. Note that the THD is calculated over a 10-cycle window; however, only two-cycle data is presented for visual clarity. In T2, an asymmetrical sag causes large distortion in the current drawn by the rectifier under sPLL (7.97%) and hPLL (8.78%) control. Both exceed the IEEE 519-2022 limit of 5%. This standard is easily met by the proposed method, whose THD is roughly 25% lower than the next best method, the qPLL. Results in T4 show that all PLLs are resilient to a 10% voltage THD, though the proposed method achieves the lowest current THD. These THD results correlate with the Bode plot in Fig. 6, which shows the dPLL attenuates high-order harmonics more than the qPLL; the qPLL achieved the second-best THD reduction in Figs. 14 and 15.

All results above used vector control with a fixed DC-link. A final test applied a +10% step from 200 V to 220 V to show the adaptability of the PLL methods. Results are shown in Figs. 16-19 for qPLL, sPLL, hPLL, and the proposed dPLL, respectively. The results show that estimated frequency and voltage magnitude for the sPLL and hPLL are significantly noisier




Fig. 12: Experimental results for 10% distortion (T4).




Fig. 13: Experimental results for weak grid condition (T5).

and more fluctuating than for QT1-type PLLs (qPLL and the proposed dPLL), which is consistent with prior findings that QT1-type PLLs are more robust to harmonics despite identical tuning. In terms of DC-link settling time, the proposed dPLL is fastest at approximately 100 ms, compared with approximately 110 ms for the qPLL and sPLL and approximately 120 ms for the hPLL. This demonstrates that the proposed dPLL achieves improved harmonic robustness without sacrificing dynamic response, thanks to the placement of the low-pass filter in both feedback and feedforward paths.

Finally, computational complexity was assessed by measuring the average execution times. While the dPLL (6.4 μ s) and qPLL (6.3 μ s) incur higher overhead than the sPLL (2.4 μ s) and hPLL (2.4 μ s) due to the atan2 function, the difference is negligible relative to the 100 μ s sampling period. Over 90% of the control cycle remains available for auxiliary tasks, validating the dPLL for real-time implementation. A qualitative summary of the methods are given in Tab. I.



Fig. 14: AC-line current spectra of phase a under T2 (80% asymmetric sag): top - phase current; bottom - FFT.Fig. 15: AC-line current spectra of phase a under T4 (10% THD): top - phase current; bottom - FFT.

TABLE I: QUALITATIVE SUMMARY OF THE METHODS.

Method	LF	In-Loop LPF	Tuning Gains	Dynamic Performance	Harmonic Robustness
sPLL [20]	PI	✓	3	Good	Moderate
hPLL [21]	PI	✗	2	Good	Low
qPLL [18]	P	✓	2	Good	Good
dPLL	P	✓	2	Very Good	Very Good

IV. CONCLUSION

This article presented a comparative study of ANS-based PLLs and a proposed modified demodulation PLL incorporating an LPF in the feedforward path. This architectural shift enables significant performance improvements while utilizing lower tuning gains. Through the SO method, it was established that although existing LPF-based ANS-PLLs share similar small-signal open-loop characteristics, they require significantly higher LPF cut-off frequencies to achieve the same phase margin as the proposed design. This necessary compromise inherently degrades frequency tracking and harmonic robustness. Experimental validation using an AC-DC PWM rectifier substantiated these findings that the proposed modification offers a more robust solution for high-precision control in grid-connected PECs. Future work will include adding a sequence-extraction technique to the proposed method to make it suitable for a double-decoupled vector control framework.

REFERENCES

[1] T. Uzzaman, T. Fernando, H. H. Iu, and X. Zhang, "An improved linear active disturbance rejection control with FCS-MPC for three phase three-level Vienna rectifier," *IEEE J. Emerg. Sel. Topics Ind. Electron.*, pp. 1–13, 2025.




Fig. 16: DC-link voltage change under qPLL-based control.

- [2] N. Guler, H. Komurcugil, U. Fesli, S. Bayhan, and H. Abu-Rub, "Model predictive control method with reduced switching states for single-stage buck-boost rectifier," *IEEE Trans. Ind. Electron.*, vol. 71, no. 11, pp. 13 921–13 931, 2024.
- [3] M. A. Zamee, A. Hussain, and M. J. Hossain, "Fractional-order control for islanded inverters: Accurate modeling and improved stability through modified SBL fitting," *IEEE J. Emerg. Sel. Topics Ind. Electron.*, vol. 6, no. 4, pp. 1677–1687, 2025.
- [4] V. Kaura and V. Blasko, "Operation of a phase locked loop system under distorted utility conditions," *IEEE Trans. Ind. Appl.*, vol. 33, no. 1, pp. 58–63, 1997.
- [5] K. Ma, L. Fang, and W. Kong, "Review of distribution network phase unbalance: Scale, causes, consequences, solutions, and future research directions," *CSEE J. Power Energy Syst.*, vol. 6, no. 3, pp. 479–488, 2020.
- [6] M. Ciobotaru, R. Teodorescu, and F. Blaabjerg, "A new single-phase PLL structure based on second order generalized integrator," in *2006 37th IEEE Power Electronics Specialists Conference*, 2006, pp. 1–6.
- [7] S. Pranith, S. Kumar, B. Singh, and T. S. Bhatti, "Robust control system tuner and cascaded adaptive vectorial filter-based PV-battery system with




Fig. 17: DC-link voltage change under sPLL-based control.




Fig. 18: DC-link voltage change under hPLL-based control.




Fig. 19: DC-link voltage change under dPLL-based control.

- a dual-loop ANF-PLL,” *IEEE Trans. Ind. Electron.*, vol. 71, no. 12, pp. 16419–16429, 2024.
- [8] S. C. Gulipalli, S. Gude, S.-C. Peng, and C.-C. Chu, “Multiple delayed signal cancellation filter-based enhanced frequency-locked loop under adverse grid conditions,” *IEEE Trans. Ind. Appl.*, vol. 58, no. 5, pp. 6612–6628, 2022.
 - [9] M. Kashif and B. Singh, “Generalized DSC-FDC-PLL based synchronization of PV array-BES fed water pump system with utility grid,” *IEEE Trans. Ind. Informat.*, vol. 20, no. 6, pp. 8263–8273, 2024.
 - [10] M. A. Akhtar and S. Saha, “A truly NTD-based PLL: Simple approach of double-frequency oscillation rejection,” *IEEE Trans. Power Electron.*, vol. 37, no. 2, pp. 1217–1222, 2022.
 - [11] M. J. d. Silva, S. C. Ferreira, J. P. d. Silva, M. G. d. Santos, A. L. Paganotti, and L. M. Barbosa, “Equivalency between adaptive notch filter PLL and inverse park PLL by modeling and parameter adjustment,” *IEEE Trans. Ind. Appl.*, vol. 18, no. 12, pp. 2112–2121, 2020.
 - [12] M. Karimi-Ghartemani, B.-T. Ooi, and A. Bakhshai, “Application of enhanced phase-locked loop system to the computation of synchrophasors,” *IEEE Trans. Power Del.*, vol. 26, no. 1, pp. 22–32, 2011.
 - [13] P. Rodriguez, J. Pou, J. Bergas, J. I. Candela, R. P. Burgos, and D. Boroyevich, “Decoupled double synchronous reference frame PLL for power converters control,” *IEEE Trans. Power Electron.*, vol. 22, no. 2, pp. 584–592, 2007.
 - [14] A. Kumar, A. Deb, J. Sreenath, P. Tripathy, and R. Adda, “A robust grid synchronization technique using a novel comb filter-based PLL under distorted grid conditions,” *Electr. Power Syst. Res.*, vol. 257, p. 112959, Aug 2026.
 - [15] Y. Zhu and K. Ohyama, “ADRC-based symmetric phase-locked loop structure for improving low-frequency stability of grid-connected inverters,” *IET Renew. Power Gener.*, vol. 18, no. 11, p. 1819–1831, Jul. 2024.
 - [16] K. Hasan et al., “Savitzky-Golay filter-based PLL: Modeling and performance validation,” *IEEE Trans. Instrum. Meas.*, vol. 71, pp. 1–6, 2022.
 - [17] A. Bamigbade, V. Khadkikar, and M. A. Hosani, “A type-3 PLL for single-phase applications,” *IEEE Trans. Ind. Appl.*, vol. 56, no. 5, pp. 5533–5542, 2020.
 - [18] S. Golestan, F. D. Freijedo, A. Vidal, J. M. Guerrero, and J. Doval-Gandoy, “A quasi-type-1 phase-locked loop structure,” *IEEE Trans. Power Electron.*, vol. 29, no. 12, pp. 6264–6270, 2014.
 - [19] C. Wu, X. Xiong, M. G. Taul, and F. Blaabjerg, “On the equilibrium points in three-phase PLL based on the d-axis voltage normalization,” *IEEE Trans. Power Electron.*, vol. 36, no. 11, pp. 12146–12150, 2021.
 - [20] C. Fu, J. Cong, and L. Zhang, “Comprehensive analysis of a low-pass-filter based double sine phase-locked loop for three-phase grid,” *IEEE Trans. Ind. Electron.*, vol. 71, no. 12, pp. 15714–15723, 2024.
 - [21] G. Li, Z. Dai, B. Wu, Y. Yang, J. Huang, and C.-S. Lam, “A half-tangent phase-locked loop for variable-frequency grids of the more electric aircraft,” *IEEE Trans. Ind. Electron.*, vol. 70, no. 2, pp. 1576–1585, 2023.
 - [22] S. Golestan, J. M. Guerrero, J. C. Vasquez, A. M. Abusorrah, V. Khadkikar, and J. Rodriguez, “Control design of grid synchronization systems for grid-tied power converters using symmetrical optimum method: A comprehensive reference,” *IEEE Trans. Power Electron.*, vol. 38, no. 11, pp. 13650–13673, 2023.
 - [23] M. Akhtar and S. Saha, “A systematic approach of loop filter tuning of TD-based PLLs using LQR-based approach considering time delay,” *IEEE J. Emerg. Sel. Top. Power Electron.*, vol. 10, no. 2, pp. 2424–2434, 2022.