



UNIVERSITY OF LEEDS

This is a repository copy of *Paradigm of Magnetic Domain Wall-Based In-Memory Computing*.

White Rose Research Online URL for this paper:
<https://eprints.whiterose.ac.uk/173157/>

Version: Accepted Version

Article:

Zheng, X, Wang, J, Li, G et al. (7 more authors) (2020) Paradigm of Magnetic Domain Wall-Based In-Memory Computing. *ACS Applied Electronic Materials*, 2 (8). pp. 2375-2382. ISSN 2637-6113

<https://doi.org/10.1021/acsaelm.0c00318>

© 2020 American Chemical Society. This is an author produced version of an article published in *ACS Applied Electronic Materials*. Uploaded in accordance with the publisher's self-archiving policy.

Reuse

Items deposited in White Rose Research Online are protected by copyright, with all rights reserved unless indicated otherwise. They may be downloaded and/or printed for private study, or other acts as permitted by national copyright laws. The publisher or other rights holders may allow further reproduction and re-use of the full text version. This is indicated by the licence information on the White Rose Research Online record for the item.

Takedown

If you consider content in White Rose Research Online to be in breach of UK law, please notify us by emailing eprints@whiterose.ac.uk including the URL of the record and the reason for the withdrawal request.



eprints@whiterose.ac.uk
<https://eprints.whiterose.ac.uk/>

Paradigm of magnetic domain wall based In-memory computing

Xiangyu Zheng^{1,2†}, Junlin Wang^{1,2†}, Guanqi Li^{2,3†}, Xianyang Lu^{2,3}, Wenjia Li^{1,2}, Yichuan Wang^{2,3}, Li Chen⁵,
Haihong Yin^{4,1*}, Jing Wu^{2,3*} and Yongbing Xu^{1,2*}

¹Laboratory of Spintronics and Nanodevices, Department of Electronic Engineering, University of York, York, YO10 5DD, UK

²York-Nanjing International Center of Spintronics, School of Electronics Science and Technology, Nanjing University, Nanjing 210093, China

³Department of Physics, University of York, York, YO10 5DD, UK

⁴School of Electronics and Information, Nantong University, Nantong 226019, China

⁵School of Electronic and Electrical Engineering, University of Leeds, Leeds, LS2 9JT, UK

†These authors contributed equally to this work.

*Corresponding author. E-mail: yongbing.xu@york.ac.uk, jing.wu@york.ac.uk, hhyin@ntu.edu.cn

ABSTRACT:

While the conventional microelectronic integrated circuits based on the electron charge are approaching to the theoretical limitation in foreseeable future, next generation nonvolatile logic units based on electron spin have potential to build logic networks of low-power consumption. Central to this spin based architecture is to develop a paradigm for in-memory computing with magnetic logic units. Here we demonstrate the basic function of a transistor logic unit with patterned Y-shaped NiFe nanowires by gate-controlling domain wall pinning and depinning. This spin based architecture possesses the critical functionalities of transistors and can achieve a programmable logic gate by using only one Y-shaped nanostructure, which represents a universal design currently lacking for in-memory computing.

KEYWORDS: *In-memory computing, spin-based transistor, programmable nano-logic unit, domain-wall logic, permalloy.*

1. INTRODUCTION

Conventional microelectronic integrated circuits (ICs) based on complementary metal-oxide-semiconductor (CMOS) are experiencing its bottleneck. On contrast, Spintronics, which could replace CMOS or work alongside it in heterogeneous system, is rapidly evolving due to various breakthroughs in the study of spin quantum phenomena as well as huge industry demand in the last a few decades¹. Motivated by this, a variety of concepts and spintronic devices have been proposed to overcome the limitation, known as the memory wall, in which computation and storage are physically separated². Instead of re-optimizing conventional integrated circuits, in-memory computing, which is a new revolutionary concept, aims to subvert the von Neumann architecture by *in-situ* calculations, where the data are located³. This new architecture, which has become the most attractive hot topic in the last decade, provides a straightforward advantage by totally eliminating the latency and energy burdens of memory wall². Without any separation between the memory and computation, in-memory computing approach is very similar to the operation method of the human neurons networks⁴.

Various in-memory computing schemes have been proposed in both analogue and digital spaces² and these new architectures require capability that can compute and store data at the same time. The emerging nonvolatile computational memory techniques, such as resistance switching RAM (RRAM)⁵, phase change memory (PCM)⁶, magnetoresistive RAM (MRAM)⁷, and ferroelectric RAM (FeRAM)⁸, which have unique storage strategies rather than based on electronic charge, push the in-memory computing one step forward by reducing the ‘distance’ between computing and the data⁹. Digital computing by bipolar resistive switching¹⁰ based on spintronic memory device offers several advantages over the nanomagnets¹¹ and quantum cellular automata¹²⁻¹⁴ for in-memory digital computing. Analogue computing with crosspoint arrays is also applying computational memory techniques such as RRAM¹⁵ or PCM¹⁶ to implement the in-memory computing. Another branch of in-memory computing is

1
2
3 investigating a magnetic logic architecture, referred to as “domain-wall logic” (DWL), where
4 data are encoded along the magnetic nanowires. The DWL based on soft magnetic material
5 such as Permalloy (NiFe) has been investigated for decades which has a strong potential to
6 replace present logic gate¹⁷⁻²⁰. In conventional DWL, however, a continuous rotation magnetic
7 field is applied on logic units^{17,21} and output detection method based on MOKE signal is hard
8 to integrate for in-memory computing. The chirality-encoded architecture has been proposed
9 most recently²⁰ which has big advance on spin logic where data is encoded within the structures
10 and carried by continuous stream. The limitation of this chirality-encoded architectures,
11 however, is that the output chirality was not totally correlated to the input switching order²⁰.
12 Previous researches on DWL just focus on the function of the logic gate, and there is rare
13 investigation of the combination of magnetic logic unit and memory. Here, we demonstrate the
14 development of a new paradigm of in-memory computing by using the ability of DWL to
15 calculate in memory.
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32

33
34 Central to this work is representing a phenomenon in specific design of DWL based on
35 Y-shaped magnetic nanostructure which shows the similar function of a transistor in the circuit.
36 The transistor inside the CMOS ALU (arithmetic logic unit) has a ‘Gate’ terminal which
37 determines the conductivity of this device (as shown in Figure 1a and b). Inspired by this, we
38 have designed a Y-shaped nanowire (as shown in Figure 1d) to implement the similar function
39 of a conventional semiconductor transistor. The ‘Gate’ arm has the same effect as the ‘insulated
40 gate’ in the transistor. The magnetization direction of this ‘Gate’ arm (restricted arm) controls
41 the domain propagation process of the ‘Drain’ and ‘Source’ arm (switching arms)²². The
42 domain wall pinning and depinning state in Y junction corresponds to ‘gate on’ and ‘gate off’,
43 respectively, at the same input condition (as shown in Figure 1e). By controlling different
44 magnetization states of three arms, several basic Boolean logic functions can feasibly perform
45 under two input signals. Based on this phenomenon, a programmable logic gate with functions
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60

1
2
3 including OR/NAND/XOR is achieved within only one nanostructure. Furthermore,
4
5 comparing with the conventional CMOS-Based computer architecture (as shown in Figure 1a),
6
7 this DWL can either process input signals or store output results that breaks the physical
8
9 separation between the memory and computing. Instead of reading data and writing back
10
11 process, spin-based logic is stored and operated in memory with a single writing instruction (as
12
13 shown in Figure 1c). After receiving the instruction, a series of input signals will change the
14
15 spin state of three arms, which is called the calculation stage. Subsequently, at the memory
16
17 stage, the spin state is stored in two switching arms. There are two different spin states, namely
18
19 “head to head” (domain wall exists) and “head to tail” to yield different outputs²³⁻²⁵ (operations
20
21 are illustrated in Figure 1e). This ingenious architecture, which combines ease of fabrication
22
23 and integration for in-memory computing, fills the gap in the simplification of complex logic
24
25 gates either in a conventional integrated circuit or the previously proposed DWL^{17, 19-20, 26}.

30 2. EXPERIMENTAL SECTION

31
32
33 The Y-shaped nanowires were made from the magnetically soft Permalloy ($\text{Ni}_{80}\text{Fe}_{20}$)
34
35 by e-beam lithography. Magnetization analysis was performed with a magneto-optical Kerr
36
37 effect (MOKE) image system²⁷. The successive images were taken at each applied in-plane
38
39 sweep magnetic field in 1.44mT steps. The MOKE result was extracted from the average of 5
40
41 times full loop sweep signal. Same experiment was repeated for three times. Figure. 1d shows
42
43 a SEM image of Y-shaped nanostructure with one nucleation pad (maximum width 6 μm ,
44
45 maximum length 10 μm). The angle between the three arms of Y-shaped nanowire are equal to
46
47 120°. ‘Drain’ arm and ‘Gate’ arm are 1 μm width, 27 μm length (from joint to the tail), and
48
49 ‘Source’ arm is 1 μm width, 32 μm length. For the nanowire design, the large ratio of length to
50
51 width can yield strong shape anisotropy enough to overcome the driven magnetic field to
52
53 ensure the functionality of nanowire device. H_{sat} ($\pm 350\text{mT}$) indicates initial applied saturated
54
55 field along ‘Gate’ arm ($x - \theta'$ ($\theta' = 60^\circ$)) and an orthogonal external field H_a (the range of
56
57
58
59
60

1
2
3 change is -350mT to 350mT) is then exerted along the $x + \theta$ where θ is 30° (Detailed of other
4 experimental results about the 'Gate' arm controlled are analyzed and presented in the
5 Supporting Information, Section S4).
6
7
8
9

10 3. RESULTS AND DISCUSSION

11
12
13 Figure. 2 represent the Kerr contrast images and continuous magnetization progress
14 within the structure. Before the Kerr imaging, the sample was first saturated at magnetic field
15 H_{sat} as an initial state. And subsequently a continuous sweeping magnetic field H_a is applied
16 to the sample along $(x + \theta)$. Under the sweeping magnetic field which started from negative
17 to positive and sweeping back, the magnetization state of entire device is changing via applied
18 external field. Eight images (Figure. 2a to d and f to i) experiencing different applied field were
19 picked up from the whole process. The magnetization reversal first occurs at nucleation pad
20 and then the domain wall formed between the arm and the nucleation pad is pushed along the
21 'Source' arm (Figure. 2a). The domain wall passes the joint after depinning and subsequently
22 moves to the terminal of 'Drain' arm (Figure. 2b), leading to a magnetization direction reversal
23 of the 'Drain' arm. Due to the strong magnetic shape anisotropy in narrow FM (ferromagnetic)
24 wire, the magnetization direction (magenta arrow shown in Figure 2a to d) of the 'Gate' arm is
25 restricted to be directed parallel to the wire axis under orthogonal magnetic field H_a . Two
26 switching arms experience different magnetization process under magnetic field sweep back
27 from positive to negative (as shown in Figure. 2c and b). After the domain wall leaves the
28 nucleation pad, it propagates from 'Source' arm to 'Drain' arm without pinning, meanwhile
29 'Gate' arm remains its magnetization direction pointing from the terminal to joint. In the
30 opposite spin state (blue arrow shown in Figure 2f to i) of the 'Gate' arm, the 'Drain' arm and
31 'Source' arm exhibit opposite magnetization process at the same experimental method. The
32 domain propagates from 'Source' arm to 'Drain' arm without pinning appeared during negative
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60

1
2
3 to positive field (Figure. 2f and g). And domain wall pinning occurred during positive to
4
5 negative field (Figure. 2h and i).
6
7

8 For easy observation, we combine the hysteresis loops taken from ‘Source’ arm and
9
10 ‘Drain’ arm under sweeping magnetic field showing in Figure. 2e. A significant different
11
12 coercivity (approximately 15mT) of the ‘Source’ and ‘Drain’ arm can be clearly observed from
13
14 Figure. 2e under a positive magnetic field. This coercivity bias indicates asymmetric
15
16 magnetization of the ‘Drain’ and ‘Source’ arm. Comparing with Figure. 2e, an opposite offset
17
18 coercivity around 19mT can be observed under a negative external field at the opposite spin
19
20 state of ‘Gate’ arm as shown in Figure. 2j. This asymmetric magnetization process shows that
21
22 the spin state of the ‘Gate’ arm determined by the external magnetic field can control the
23
24 magnetization of the ‘Drain’ arm, which has the similar function of a transistor in the
25
26 conventional circuit.
27
28
29
30

31 To gain understanding of the domain-wall motion within the nanowire in detail, we
32
33 performed quasi-static micromagnetic simulations of the Y-shaped nanostructure with one
34
35 nucleation pad showing in Figure. 3 (Detailed of other simulation results are analyzed and
36
37 presented in the Supporting Information, Section S3). The micromagnetic simulations are
38
39 performed by *Mumax3* simulation package (reference). The parameters of the device material
40
41 in the micromagnetic simulation are given as blow, the exchange stiffness $A_{ex} = 13 \times 10^{-12}$
42
43 J/m , the crystalline anisotropy constant $K = 0J/m^3$, saturation magnetization $M_s = 8.6 \times 10^5$
44
45 A/m and for the quasi-static simulations the Gilbert damping constant $\alpha = 0.5$. The cell size
46
47 for the 2D micromagnetic simulation is $5nm \times 5nm \times 20nm$.
48
49
50
51
52

53 The simulation results showed that the domain switching process is similar to the
54
55 function of the transistor. For the domain-wall pinning situation (Figure. 3a), there is a
56
57 transverse domain-wall generated at the junctions showing in the enlarge image. Meanwhile,
58
59
60

1
2
3 the magnetizations along the ‘Gate’ to ‘Drain’ arm and ‘Gate’ to ‘Source’ arm are the head-to-
4
5 tail. Thus, the domain depinning needs to overcome an energy barrier. Further increasing the
6
7 applied field, the transverse domain-wall overcomes the barrier and propagate to ‘Drain’ arm
8
9 (Figure. 3b). Under opposite magnetic field, three arms appeared to have head-to-head domain
10
11 configurations with the domain-wall approaching to the junction. This led the domain wall to
12
13 propagate directly along an easy magnetization direction to ‘Source’ arm, where ‘Gate’ arm is
14
15 a hard magnetization axis along the external field due to strong shape anisotropy (Figure. 3c
16
17 and d). Since the device was applied sweeping magnetic field, the initial and final
18
19 magnetization state are totally same (as shown in Figure. 3d and i). The hysteresis loops which
20
21 extracted X-axis magnetization from one pixel state at two arms (Figure. 3e) show a red square
22
23 loop (‘Source’ arm, parallel to the X-axis) and a gray oblique loop (‘Drain’ arm, an 60° angle
24
25 with X-axis). This result indicates that an asymmetric magnetization process takes place on the
26
27 ‘Drain’ arm, which is exactly the same as the experimental observation.
28
29
30
31
32

33
34 Instead of applying H_{sat} as an initialization in the simulation, opposite magnetic field
35
36 $-H_{sat}$ was also applied to set up the initial state. As external field $-H_{sat}$ applied along the
37
38 ‘Gate’ arm, the magnetization direction along this arm is from joint to the terminal which shows
39
40 the blue background in Figure. 3f. The same sweeping magnetic field was applied to this
41
42 simulation, however, the directly propagation process appeared first (Figure. 3f and g) and
43
44 subsequently domain-wall pinning state (Figure. 3h and i) occurred under reversed field
45
46 condition. Comparing with pervious simulation hysteresis loop (Figure. 3e), Figure. 3j
47
48 represents the opposite asymmetric magnetization process due to a reversed initial spin state of
49
50 ‘Gate’ arm. Detailed simulation results are analyzed and presented in the Supporting
51
52 Information, Movies S1 and S2.
53
54
55
56

57
58 According to these simulation and experiment result, the magnetization direction of
59
60 ‘Gate’ arm and the ‘Source’ arm, which is directly connected with nucleation pad, plays a

1
2
3 decisive role in this transistor-like magnetic nanostructure. Our simulation results (figure.3a to
4 d and f to i) indicate that the gate arm magnetization impacted by the external magnetic field
5 and it's not exactly along the arm axis. This switching behavior of 'Gate' arm is attributed to
6 the result of both external magnetic field and shape anisotropy. Since the asymmetric results
7 mainly come from the along or opposite magnetization directions of the 'Source' and 'Gate'
8 arm (such as head-to-tail or head-to-head), therefore, a slightly changes in the direction of the
9 'Gate' arm magnetization will not significantly affect the functions. The simulation results
10 represent agreements to the experimental phenomenon under large amount of repeated
11 experiment summarized. This Y-shaped nanostructure with the required functionality observed
12 reliably shows the feasibility to develop logic unit or integrated logic networks. Here we
13 propose several significant logic units which has strong potential to enhance the value of in-
14 memory computing.

15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31 Based on the observed transistor-like phenomenon, we propose a feasible
32 programmable logic gate, where a universal design based on just one nanostructure is still
33 lacking. The operating principles of magnetic programmable logic gate are illustrated in Figure.
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60

4. The key characteristic is that the output exhibits two different conductivity states for high ('1') or low ('-1') under two input external fields, where the two arms have different spin states due to the asymmetric magnetization process within the nanowire. The input signal Y_{input} (same with H_{sat}), along the $x - \theta'$ ($\theta' = 60^\circ$) which should be the first input (Detailed of inputs order are analyzed and presented in the Supporting Information, Section S4), saturates the 'Gate' arm and controls its magnetization direction (H_{sat} refer to '1' and $-H_{sat}$ refer to '-1'). Subsequently, a set saturated field X_{set} that set to '1' ($x + \theta$) or '-1' ($-(x + \theta)$), which initializes the magnetization of arm 'Source' and 'Drain' to same direction (head to tail magnetization state), can be used to control the logic gate selection. Finally, a X_{input} along the $(x + \theta)$ or $-(x + \theta)$ with '1/2' magnitude (the specific value depends on the specific

1
2
3 structure) apply to this DWL. Here we illustrate three different logic gates function within one
4
5 nanostructure.
6
7

8 **OR GATE.** We select the saturated field X_{set} to '+1' to implement the OR logic gate
9
10 (Figure. 4a to d). Noticeably, Y_{input} should first input to this nanostructure, otherwise it will
11
12 impact the magnetization of other two arms. Each time after the Y_{input} applied, the saturated
13
14 field X_{set} set the 'Drain' arm and 'Source' arm to the same state. And subsequently X_{input} is
15
16 applied to complete a cycle of logic calculation. Detecting the conductivity between the 'Drain'
17
18 arm and 'Source' arm, we get the same function of OR gate representing in the Table. 1. Due
19
20 to the asymmetric magnetization process, the domain wall is pinned at the junction (Figure. 4a)
21
22 where represents low conductivity because of domain wall (Tail-to-Tail) existed at joint under
23
24 both 'high' input of X and Y. Same direction of X_{input} and X_{set} cause no changing of two arms'
25
26 magnetization (Head-to-Tail) (Figure. 4b and d) which exhibit high conductivity. Figure. 4c
27
28 indicates the fast propagation process when 'low' Y_{input} and 'high' X_{input} are applied, and same
29
30 magnetization direction along the 'Drain' arm and 'Source' arm. As summary, only 'high'
31
32 input of both X, Y can yield 'low' output under the 'low' X_{set} setting saturated field.
33
34
35
36
37
38

39 **NAND GATE.** When '-1' of X_{set} setting saturated field was selected, this
40
41 programmable magnetic logic gate switches to the NAND function (Figure. 4e to h). With the
42
43 same input signal applied to this nanostructure, we can only get the 'low' output under both
44
45 'low' input of X, Y. This function represents the same logic of NAND gate and true table shows
46
47 in Table.2.
48
49

50
51 **XOR GATE.** Different from pervious logic gate, the XOR function can be
52
53 implemented under two opposite X_{set} setting saturated fields (shown as Figure. 4i to l). The
54
55 Y_{input} can trigger the direction of X_{set} . A corresponding opposite setting saturated field should
56
57 be activated when Y_{input} is 'high' or 'low'. Due to the asymmetric magnetization, the output
58
59
60

1
2
3 represents same function of XOR gate that gives a true (high) output when the number of true
4 inputs is odd. And true table exhibits in Table. 3. This XOR gate is a combination of part of
5 OR gate and NAND gate. As shown in the Table. 3, the X_{set} and Y_{input} are bound, which means
6 the X_{set} only related to Y_{input} in XOR gate state. In the real operation, the X_{set} and Y_{input} are
7 executed by a same field driver that represent a single input but control opposite applied
8 magnetic field directions.
9

10
11
12 Furthermore, if we detect the resistance state of two arms rather than the conductivity,
13 the relative 'high' and 'low' value will be reversed. And this programmable logic could be
14 extended three more logic functions. When '+1' of saturated field X_{set} is selected, the OR gate
15 becomes AND gate due to the fact that all high inputs yield high output. And NAND gate is
16 transferred to NOR because all low inputs yield high output under '-1' setting field X_{set} . Due
17 to the opposite function, the XOR becomes NXOR where the same inputs yield high output.
18 For translating the input signal to magnetic field, the extra field drivers is necessary. The value
19 of '1' or '1/2' refer to the magnitude of external field and they are fixed by each field driver.
20 When the Y-shaped nanostructure is running, the driver switches the direction of the magnetic
21 field according to the input digital signal 0 or 1 (- or +). Therefore, swapped the inputs will not
22 violate the truth table and keep output value correct which satisfy the two inputs should be
23 equivalent and commutable.
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45

46 In general, this novel nanostructure can implement various Boolean logic functions and
47 thus a real feasible spintronic programmable logic unit could be achieved. In this research, the
48 external magnetic field and MOKE signal detection are the main investigation method. Further
49 improvements could be achieved by patterned electrical contacts nanowire as an input pulse
50 source^{20, 28-29} and patterned electrical pads as a detector of domain-wall electrical resistance<sup>23-
51 24, 30</sup>. In addition, we have designed another Y-shaped nanostructure with two nucleation pads
52 which has been investigated by the same method (Detailed of other experiment and simulation
53
54
55
56
57
58
59
60

1
2
3 results are analyzed and presented in the Supporting Information, Section S1 to S3). These two
4
5 nucleation pads nanostructure was found to have the advantage of consuming less energy.
6
7

8 **4. CONCLUSIONS**

9

10 In this article, we report a transistor-like phenomenon occurred in Y-shaped magnetic
11 nanostructure and demonstrate its functions by MOKE imaging and micromagnetic
12 simulations. Based on the asymmetric magnetization process, we propose a feasible paradigm
13 for in-memory computing programmable logic gate, which can reduce significantly the
14 complexity and area of conventional logic circuits. Utilizing the characteristic of DWL for both
15 storage and calculation, in-memory computing can be implemented more efficiently and
16 directly. To further implement the paradigm of the magnetic domain wall based in-memory
17 computing, one may need to combine with one of these newly developed memory techniques
18 including chirality-encoded DWL²⁰, STT-MRAM³¹, Magnon-driven spintronic devices³².
19 While the gating-controlled operation of the Y-shaped magnetic nanostructure as demonstrated
20 in this work provides an underlying framework for the in-memory computing architecture,
21 significant efforts are still needed to address the interdisciplinary challenge of integrating
22 spintronic ALU for calculating data and memory for storing data to achieve the practical in-
23 memory computing.
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45

46 **Supporting Information**

47

48 Detailed device fabrication process; SEM image of the Y-shaped nanostructure with two
49 nucleation pads; Detail experimental and simulation results of the Y-shaped nanostructure with
50 two nucleation pads including MOKE images and *Mumax3* results; Input order analysis of the
51 different Y-shaped nanostructure; Simulation animation of the Y-shaped nanostructure with
52 one nucleation pad (Movies S1-S4).
53
54
55
56
57
58
59
60

ACKNOWLEDGMENTS


This work is supported by National Key Research and Development Program of China (Grant No. 2016YFA0300803), the National Natural Science Foundation of China (Grant No. 61427812, 11774160), the Natural Science Foundation of Jiangsu Province of China (No. BK20192006) , the Fundamental Research Funds for the Central Universities (Grant No. 021014380113),

REFERENCES

- (1) ITRS. Beyond CMOS. **2015**.
- (2) Ielmini, D.; Wong, H. S. P. In-memory computing with resistive switching devices. *Nature Electronics* **2018**, *1* (6), 333-343.
- (3) Di Ventra, M.; Pershin, Y. V. The parallel approach. *Nature Physics* **2013**, *9* (4), 200-202.
- (4) Indiveri, G.; Liu, S.-C. Memory and Information Processing in Neuromorphic Systems. *Proceedings of the IEEE* **2015**, *103* (8), 1379-1397.
- (5) Waser, R.; Aono, M. Nanoionics-based resistive switching memories. *Nat Mater* **2007**, *6* (11), 833-40.
- (6) Raoux, S.; Welnic, W.; Ielmini, D. Phase change materials and their application to nonvolatile memories. *Chem Rev* **2010**, *110* (1), 240-67.
- (7) Kent, A. D.; Worledge, D. C. A new spin on magnetic memories. *Nat Nanotechnol* **2015**, *10* (3), 187-91.
- (8) Mikolajick, T.; Dehm, C.; Hartner, W.; Kasko, I.; Kastner, M. J.; Nagel, N.; Moert, M.; Mazure, C. FeRAM technology for high density applications. *Microelectron Reliab* **2001**, *41* (7), 947-950.
- (9) Wong, H. S.; Salahuddin, S. Memory leads the way to better computing. *Nat Nanotechnol* **2015**, *10* (3), 191-4.
- (10) Linn, E.; Rosezin, R.; Tappertzhofen, S.; Bottger, U.; Waser, R. Beyond von Neumann--logic operations in passive crossbar arrays alongside memory operations. *Nanotechnology* **2012**, *23* (30), 305205.
- (11) Niemier, M. T.; Bernstein, G. H.; Csaba, G.; Dingler, A.; Hu, X. S.; Kurtz, S.; Liu, S.; Nahas, J.; Prood, W.; Siddiq, M.; Varga, E. Nanomagnet logic: progress toward system-level integration. *J Phys Condens Matter* **2011**, *23* (49), 493202.
- (12) Cowburn, R. P.; Welland, M. E. Room temperature magnetic quantum cellular automata. *Science* **2000**, *287* (5457), 1466-8.
- (13) Imre, A.; Csaba, G.; Ji, L.; Orlov, A.; Bernstein, G. H.; Prood, W. Majority logic gate for magnetic quantum-dot cellular automata. *Science* **2006**, *311* (5758), 205-8.
- (14) Gavagnin, M.; Wanzenboeck, H. D.; Belic, D.; Bertagnolli, E. Synthesis of individually tuned nanomagnets for Nanomagnet Logic by direct write focused electron beam induced deposition. *ACS Nano* **2013**, *7* (1), 777-84.

- 1
2
3 (15) Jo, S. H.; Kim, K. H.; Lu, W. High-density crossbar arrays based on a Si memristive system. *Nano*
4 *Lett* **2009**, *9* (2), 870-4.
5 (16) Kau, D.; Tang, S.; Karpov, I. V.; Dodge, R.; Klehn, B.; Kalb, J. A.; Strand, J.; Diaz, A.; Leung, N.; Wu,
6 J.; Lee, S.; Langtry, T.; Chang, K. W.; Papagianni, C.; Lee, J.; Hirst, J.; Erra, S.; Flores, E.; Righos, N.;
7 Castro, H.; Spadini, G. A stackable cross point phase change memory. *Int El Devices Meet* **2009**, 617-
8 20.
9 (17) Allwood, D. A. Submicrometer Ferromagnetic NOT Gate and Shift Register. *Science* **2002**, 2003-6.
10 (18) Atkinson, D.; Allwood, D. A.; Xiong, G.; Cooke, M. D.; Faulkner, C. C.; Cowburn, R. P. Magnetic
11 domain-wall dynamics in a submicrometre ferromagnetic structure. *Nat Mater* **2003**, *2* (2), 85-7.
12 (19) Hesjedal, T.; Phung, T. Magnetic logic element based on an S-shaped Permalloy structure. *Applied*
13 *Physics Letters* **2010**, *96* (7), 072501-1-3.
14 (20) Omari, K. A.; Broomhall, T. J.; Dawidek, R. W. S.; Allwood, D. A.; Bradley, R. C.; Wood, J. M.; Fry,
15 P. W.; Rosamond, M. C.; Linfield, E. H.; Im, M. Y.; Fischer, P. J.; Hayward, T. J. Toward Chirality-Encoded
16 Domain Wall Logic. *Advanced Functional Materials* **2019**, *29* (10), 1807282-1-9.
17 (21) Allwood, D. A.; Xiong, G.; Faulkner, C. C.; Atkinson, D.; Petit, D.; Cowburn, R. P. Magnetic domain-
18 wall logic. *Science* **2005**, *309* (5741), 1688-1692.
19 (22) Ahn, S. M.; Moon, K. W.; Cho, C. G.; Choe, S. B. Control of domain wall pinning in ferromagnetic
20 nanowires by magnetic stray fields. *Nanotechnology* **2011**, *22* (8), 085201.
21 (23) Lepadatu, S.; Xu, Y. B. Direct observation of domain wall scattering in patterned Ni₈₀Fe₂₀ and Ni
22 nanowires by current-voltage measurements. *Phys Rev Lett* **2004**, *92* (12), 127201.
23 (24) Lepadatu, S.; Vanhaverbeke, A.; Atkinson, D.; Allenspach, R.; Marrows, C. H. Dependence of
24 domain-wall depinning threshold current on pinning profile. *Phys Rev Lett* **2009**, *102* (12), 127203.
25 (25) Berger, L. Analysis of measured transport properties of domain walls in magnetic nanowires and
26 films. *Physical Review B* **2006**, *73* (1), 014407-1-5.
27 (26) Atkinson, D.; Eastwood, D. S.; Bogart, L. K. Controlling domain wall pinning in planar nanowires
28 by selecting domain wall type and its application in a memory concept. *Applied Physics Letters* **2008**,
29 *92* (2), 022510-1-3.
30 (27) Schafer, R. Investigation of Domains and Dynamics of Domain Walls by the Magneto-optical Kerr-
31 effect. **2007**, 1-29.
32 (28) Hayashi, M.; Thomas, L.; Rettner, C.; Moriya, R.; Parkin, S. S. P. Direct observation of the coherent
33 precession of magnetic domain walls propagating along permalloy nanowires. *Nature Physics* **2006**, *3*
34 (1), 21-25.
35 (29) Hayashi, M.; Thomas, L.; Bazaliy, Y. B.; Rettner, C.; Moriya, R.; Jiang, X.; Parkin, S. S. Influence of
36 current on field-driven domain wall motion in permalloy nanowires from time resolved measurements
37 of anisotropic magnetoresistance. *Phys Rev Lett* **2006**, *96* (19), 197207-1-4.
38 (30) Xu, P.; Xia, K.; Gu, C.; Tang, L.; Yang, H.; Li, J. An all-metallic logic gate based on current-driven
39 domain wall motion. *Nat Nanotechnol* **2008**, *3* (2), 97-100.
40 (31) Ikeda, S.; Miura, K.; Yamamoto, H.; Mizunuma, K.; Gan, H. D.; Endo, M.; Kanai, S.; Hayakawa, J.;
41 Matsukura, F.; Ohno, H. A perpendicular-anisotropy CoFeB-MgO magnetic tunnel junction. *Nat Mater*
42 **2010**, *9* (9), 721-4.
43 (32) Wang, Y.; Zhu, D.; Yang, Y.; Lee, K.; Mishra, R.; Go, G.; Oh, S.-H.; Kim, D.-H.; Cai, K.; Liu, E.; Pollard,
44 S. D.; Shi, S.; Lee, J.; Teo, K. L.; Wu, Y.; Lee, K.-J.; Yang, H. Magnetization switching by magnon-mediated
45 spin torque through an antiferromagnetic insulator. *Science* **2019**, 1125-1128.
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60

Table of Contents






Figure 1. (a) Schematic diagram of conventional CMOS-Based architecture. (b) The conventional transistor used in integrated circuits. (c) The new design of spin-Based In-memory computing implemented Y-shaped logic can be stored and calculated with only one write instruction. (d) SEM image of transistor-like permalloy Y-shaped nanowire with one nucleation pad. Three arms correspond to the ‘Drain’, ‘Source’ and ‘Gate’ of conventional transistor. The red arrows showing at right top indicate the external in-plane magnetic field

1
2
3 directions of H_{sat} and H_a . (e) Schematic diagrams of operation to a Y-shaped nanowire both
4 in calculation stage and memory stage. Left diagrams illustrate that when the 'Gate on', the
5 domain wall pinned at the joint during write field, and the read process will detect a higher
6 conductive at memory state. Conversely, lower conductive will be detected by the read current
7 at same write field due to the 'Gate off' showing on the right diagrams.
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60




Figure 2. Contrast images show two opposite magnetization process of Y-shaped nanowire with one nucleation pad at two different Gate states (a to d and f to i). Contrast here was generated by dividing the two different initial state image (m_1) by the specific image (m_x) resulting in a magnetization distribution $\Delta m = m_1/m_x$. Various colour arrows represent the magnetization direction along the three arms and nucleation pad that assist the reader's interpretation of the contrast. (e) and (j) are longitudinal MOKE signal taken from 'Drain' arm and 'Source' arm corresponding to black and red hysteresis loop show an asymmetric magnetization process. Approximately 15mT pinning field occurred during the process of the sweep field from negative to positive showing in (e). And approximately 19mT pinning field occurred during the process of the sweep field from positive to negative showing in (j).




Figure 3. A series of simulation results (a) to (d) showing the detail of magnetization process for Y-shaped nanowire at initial saturated field along $y + \theta$ for H_{sat} . (f) to (i) represent magnetization process under same sweeping magnetic field condition at opposite $-H_{sat}$ saturated field as initialization. The enlarge figures of simulation results indicate more details of magnetization direction inside the junction. (e) and (j) Hysteresis loop taken from two pixels at ‘Drain’ arm and ‘Source’ arm corresponding to H_{sat} and $-H_{sat}$ saturated field.




Table. 1 OR GATE

$X_{set} = +1$		
X_{input}	Y_{input}	output
+1/2	+1	+1
-1/2	+1	+1
+1/2	-1	+1
-1/2	-1	-1

Table. 2 NAND GATE

$X_{set} = -1$		
X_{input}	Y_{input}	output
+1/2	+1	-1
-1/2	+1	+1
+1/2	-1	+1
-1/2	-1	+1

Table. 3 XOR GATE

$X_{set} = -1$		
X_{input}	Y_{input}	output
+1/2	+1	-1
-1/2	+1	+1
$X_{set} = +1$		
+1/2	-1	+1
-1/2	-1	-1

Figure 4. (a) to (d) exhibit the operation principle of OR gate. Under the '+1' X_{set} saturated field, the output represents low when only both high inputs come, and Table. 1 illustrates the true table of this magnetic OR gate. (e) to (h) illustrate the operation principle of NAND gate. A low output yield when the both low inputs apply under '-1' X_{set} saturated field. The

1
2
3 functions show in the Table. 2. (i) to (l) represent the operation principle of XOR gate. Y_{input}
4 trigger the different X_{set} saturated field state. Output gives high when the number of true
5 inputs is odd which exhibit in the Table. 3.
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60