



UNIVERSITY OF LEEDS

This is a repository copy of *Single-Chip Reduced-Wire CMUT-on-CMOS System for Intracardiac Echocardiography*.

White Rose Research Online URL for this paper:
<http://eprints.whiterose.ac.uk/156611/>

Version: Accepted Version

Proceedings Paper:

Jung, G, Pirouz, A, Tekes, C et al. (7 more authors) (2018) Single-Chip Reduced-Wire CMUT-on-CMOS System for Intracardiac Echocardiography. In: 2018 IEEE INTERNATIONAL ULTRASONICS SYMPOSIUM (IUS). 2018 IEEE International Ultrasonics Symposium (IUS), 22-25 Oct 2018, Kobe, Japan. IEEE . ISBN 978-1-5386-3426-4

<https://doi.org/10.1109/ULTSYM.2018.8579915>

© 2018 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.

Reuse

Items deposited in White Rose Research Online are protected by copyright, with all rights reserved unless indicated otherwise. They may be downloaded and/or printed for private study, or other acts as permitted by national copyright laws. The publisher or other rights holders may allow further reproduction and re-use of the full text version. This is indicated by the licence information on the White Rose Research Online record for the item.

Takedown

If you consider content in White Rose Research Online to be in breach of UK law, please notify us by emailing eprints@whiterose.ac.uk including the URL of the record and the reason for the withdrawal request.



eprints@whiterose.ac.uk
<https://eprints.whiterose.ac.uk/>

Single-Chip Reduced-Wire CMUT-on-CMOS System for Intracardiac Echocardiography

Gwangrok Jung¹, Amirabbas Pirouz¹, Coskun Tekes^{2,3}, Thomas Carpenter⁴, Muhammad W. Rashid¹, Ahmad Revanitabar¹, David Cowell⁴, Steven Freear⁴, Maysam Ghovanloo¹ and F. Levent Degertekin^{1,3}

¹School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, U.S.A.

²Department of Computer Engineering, Kennesaw State University, Marietta, GA, U.S.A. ³G.W. Woodruff School of Mechanical Engineering, Georgia Institute of Technology, Atlanta, GA, U.S.A. ⁴School of Electronic and Electrical Engineering, University of Leeds, UK.

Abstract—CMUT-on-CMOS integration is particularly suitable for catheter based ultrasound imaging applications, where electronics integration enables multiplexing capabilities to reduce the number of electrical connections leading to smaller catheter cable profiles. Here, a single-chip CMUT-on-CMOS system for intracardiac echocardiography (ICE) is presented. In this system, a 64 element 1-D CMUT array is fabricated over an application specific integrated circuit (ASIC) that features a programmable transmit beamformer with high voltage (HV) pulsers and receive circuits using 8:1 time division multiplexing (TDM). Integration of pitch matched 64 channel front-end circuits with CMUT arrays in a single-chip configuration allows for implementation of catheter probes with miniaturization, reduced number of cables, and better mechanical flexibility. The ASIC is implemented in 60 V 0.18 μm HV process. It occupies 2.6 \times 11 mm² which can fit in the catheter size of 9F, and reduces the number of wires from more than 64 to 22. This system is used for B-mode imaging of imaging phantoms and its potential application for 2D CMUT-on-CMOS arrays is discussed.

Keywords— Capacitive micromachined ultrasound transducer (CMUT), medical ultrasound imaging, intracardiac echocardiography (ICE), CMUT-on-CMOS.

I. INTRODUCTION

One of the important advantages of Capacitive micromachined ultrasound transducer (CMUT) technology is the ease of electronics integration which is particularly important for catheter based imaging such as intracardiac echocardiography (ICE) and intravascular ultrasound (IVUS) [1]. Using a low temperature fabrication process, CMUT arrays can be fabricated directly on CMOS wafers containing the imaging electronics to realize a single chip imaging system [2], [3]. This compact single chip integration approach can provide less complex and lower cost catheter structures as compared to piezoelectric transducer-on-CMOS integration [4].

Current commercial ICE catheters have limitations of large number of interconnections, since each channel element of transducer requires a separate connection to external ultrasound system. This is a barrier to improve the image quality by limiting the number of elements. Also for utilizing ICE catheters during magnetic resonance imaging (MRI), the interconnection number should be minimized to reduce RF-induced heating of the conducting lines [5], [6]. Furthermore,




Fig. 1. Schematic drawing of the ICE catheter tip using a single chip CMUT-on-CMOS system. The chip would be connected to the catheter cables using an interposer.




Fig. 2. Simplified block diagram of the proposed CMUT-on-CMOS system.

cable reduction is required to implement 3D ICE imaging using 2D transducer arrays [4].

In this paper, the CMUT-on-CMOS based ICE imaging concept is demonstrated on a 64 element array designed for 2D ICE imaging. Cable reduction on the transmit (Tx) side is achieved by integrating a fully programmable Tx beamformer,




Fig. 4. Microphotograph of the ASIC.




Fig. 5. Microphotograph of the membranes of 1D CMUT-on-CMOS elements.

usually depends on the electrical impedance of transducer type. The transimpedance amplifier (TIA) is a commonly used topology in CMUT because the equivalent electrical model of CMUT is comparably high impedance. However, for this particular application with comparably large 1D CMUT array elements, the impedance level is low. Therefore a LNA structure is adopted for driving relatively large capacitance (~ 10 pF) [11].

During the Tx period, the LV circuits should be protected by Tx/Rx switch from HV pulse. After HV pulse generation period, VG-LNA amplifies the echo signals based on the traveling time for compensation, the buffer drives the signal to TDM circuitry. The TDM circuitry samples and combines the output signals with 8:1 ratio to the backend system. The TDM technique allows multiple channels to share the same cable by assigning a corresponding time slot to each channel. Analog TDM requires a relatively simple design and less power because it needs analog multiplexer, digital counting logic which can be shared with Tx beamformer, in addition to sample and hold circuits, which is suitable ICE application. Also in this proposed system, by using DDD technique, ADC could sample TDM output with the same frequency. This results in less data processing to increase efficiency in the backend system [8]. In this system, the clock frequency is chosen as 200 MHz, resulting in 25 MS/s for each channel of 8:1 TDM circuitry. To reduce the cross-talk level due to inter symbol interference, the HF buffer is designed to have around 400 MHz bandwidth. The TDM circuitry consists of 8 sets of TDM blocks, and each TDM block consists of 8 channels of sample and hold switches. The link training switch is used to optimize the sampling time and identifying the channel numbers. Phase synchronization for the TDM sampling is performed in FPGA of backend system, so that ADC takes samples when the signal through the interconnection has stabilized rather than during the switching transients.

Note that this TDM approach can be combined with well-known subarray beamforming (SAB) techniques as the frequency content of the subarray beam-formed signals is the




Fig. 6. (a) Received pulse-echo signals with or without TGC, and (b) frequency spectrum of the echo signals from plain reflector.

same as the raw data [12]. This would be particularly useful in 2D arrays where cable reduction is a requirement. With a typical 3×3 subarray, cable reduction ratio of 72:1 can be achieved with using TDM cascaded with SAB. Alternatively, SAB size can be reduced for better imaging performance as TDM will provide the desired overall cable reduction ratio.

The ASIC for this CMUT-on-CMOS system is fabricated in a $0.18\text{-}\mu\text{m}$ 60 V power management 4M1P HV-BCD CMOS process. It consists of 64 channel AFE (pulser, Tx/Rx switch, LNA, and buffer), Tx beamformer, and symmetrically designed TDM, which occupies 2.6×11 mm², as shown in Fig. 4. The pads for power supply, control signals, and TDM outputs are located on the right side, on which an interposer will be bonded to connect μ -coaxial cables and wires.

III. CMUT DESIGN AND FABRICATION

The CMUT arrays are fabricated using low-temperature CMUT-on-CMOS process [2], [13]. The arrays are processed on the CMOS substrate which is passivated with 3 μm of Plasma-enhanced chemical vapor deposition (PECVD) silicon nitride (SiN). 250 nm of Cr is deposited for bottom electrode, followed by 120 nm of Cu deposition for the sacrificial layer that eventually forms gap height. 250 nm of SiN is then deposited as the isolation layer to ensure that the top and the bottom electrodes do not short during large membrane displacement. 200 nm of AlSi is sputtered on the isolation layer for the top electrode. The SiN is then deposited to form the actual membrane thickness followed by membrane release, etching sacrificial layer, and drying process. Fig. 5 shows the





Fig. 7. (a) Imaging experiment setup diagram with micrograph of CMUT-on-CMOS, and (b) B-mode image of 7 metal wires in the water.

micrograph of CMUT membranes. Each of 64 element consists of 92 (2×46) membranes, which shows a pitch of $104 \mu\text{m}$ with length of 2.392 mm , and each $2 \mu\text{m}$ thickness membrane occupies $45 \times 45 \mu\text{m}^2$.

IV. EXPERIMENTAL RESULTS

Fig. 6(a) shows the pulse echo measurement results in oil using the CMUT-on-CMOS chip. The results are shown with and without applying the TGC gains indicating the functionality of the system. The results show 5 MHz center frequency with 80% of -6 dB fractional bandwidth (Fig. 6(b)), suitable for ICE catheter imaging. Imaging experiments are also performed using 7 metal wires (38 AWG, $101 \mu\text{m}$ in diameter). In these experiments, $3 \mu\text{m}$ Parylene coated CMUT-on-CMOS chip is immersed in the water facing 7 wires vertically as shown in Fig. 7(a). Tx beamformer is programmed to generate 123 focused and steered beams to scan $\pm 45^\circ$ sector image. The obtained image is shown in Fig. 7(b) with 40 dB of dynamic range, clearly showing the expected details of the imaging target.

V. CONCLUSION

CMUT-on-CMOS approach is used to implement a single chip, reduced wire ICE imaging system. Cable reduction is achieved by integrating both Tx beamformer and TDM based Rx circuitry in a single chip for a 64 element 2D imaging ICE

catheter. The Tx beamformer is capable of steering and focusing the Tx beams in a wide angular range and can be programmed with single LVDS data line. TDM based Rx cable reduction has the potential for integration with other channel count reduction techniques for use in 2D arrays for 3D imaging catheters. The electrical and acoustical experimental results confirm the functionality of the complete system and indicate the potential of the approach for cable count reduction and simple catheter construction leading to lower cost, mechanically flexible ICE catheters with improved image quality and MRI compatibility.

REFERENCES

- [1] G. Gurun, P. Hasler and F. L. Degertekin, "Front-end receiver electronics for high-frequency monolithic CMUT-on-CMOS imaging arrays," *IEEE Trans. Ultrason. Ferroelectr. Freq. Control.*, vol. 58, no. 8, pp. 1658-1668, Aug. 2011.
- [2] J. Zahorian, M. Hochman, T. Xu, S. Satir, G. Gurun, M. Karaman, et al., "Monolithic CMUT-on-CMOS integration for intravascular ultrasound applications," *IEEE Trans. Ultrason., Ferroelectr., Freq. Control*, vol. 58, no. 12, pp. 2659-2667, Dec. 2011.
- [3] Y. Tsuji, M. Kupnik and B. T. Khuri-Yakub, "Low temperature process for CMUT fabrication with wafer bonding technique," *IEEE Ultrasonics Symp.*, pp. 551-554, Oct. 2010.
- [4] D. Wildes et al., "4-D ICE: A 2-D array transducer with integrated ASIC in a 10-Fr catheter for real-time 3-D intracardiac echocardiography," *IEEE Trans. Ultrason., Ferroelectr., Freq. Control*, vol. 63, no. 12, pp. 2159-2173, Dec. 2016.
- [5] M. F. Dempsey, B. Condon, and D. M. Hadley, "Investigation of the factors responsible for burns during MRI," *Journal of Magnetic Resonance Imaging*, vol. 13, no. 4, pp. 627-631, 2001.
- [6] S. A. Mirbozorgi et al., "A feasibility study for MRI guided CMUT-based intracardiac echocardiography catheters," *IEEE Ultrasonics Symp.*, pp. 1-4, 2017.
- [7] T. L. Szabo, *Diagnostic Ultrasound Imaging: Inside Out* (Second Edition), Boston: Academic Press, 2014, pp. 209-250.
- [8] T. M. Carpenter, M. W. Rashid, M. Ghovanloo, D. M. J. Cowell, S. Freear, and F. L. Degertekin, "Direct digital demultiplexing of analog TDM signals for cable reduction in ultrasound imaging catheters," *IEEE Trans. Ultrason., Ferroelectr., Freq. Control*, vol. 63, no. 8, pp. 1078-1085, Aug. 2016.
- [9] G. Jung et al., "Single-chip reduced-wire active catheter system with programmable transmit beamforming and receive time-division multiplexing for intracardiac echocardiography," *ISSCC Dig. Tech. Papers*, pp. 188-190, Feb. 2018.
- [10] P. R. Smith, D. M. J. Cowell and S. Freear, "Width-modulated square-wave pulses for ultrasound applications," *IEEE Trans. Ultrason., Ferroelectr., Freq. Control*, vol. 60, no. 11, pp. 2244-2256, Nov. 2013.
- [11] M. Sautto, A. S. Savoia, F. Quaglia, G. Caliano, A. Mazzanti, "A Comparative Analysis of CMUT Receiving Architectures for Design Optimization of Integrated Transceiver Front-Ends" *IEEE Trans. Ultrason., Ferroelectr., Freq. Contr.*, Feb. 2017.
- [12] C. Chen, et al., "A Front-End ASIC with Receive Sub-Array Beamforming Integrated with a 32×32 PZT Matrix Transducer for 3-D Transesophageal Echocardiography," *IEEE J. Solid-State Circuits*, vol. 52, no. 4, pp. 994-1006, Apr. 2017.
- [13] A. Pirouz, F. L. Degertekin, "Low temperature CMUT fabrication process with dielectric lift-off membrane support for improved reliability," *J. Micromech. Microeng.*, vol. 28, no. 8, May, 2018.