



This is a repository copy of *Modelling framework for parallel SiC power MOSFETs chips in modules developed by planar technology*.

White Rose Research Online URL for this paper:
<http://eprints.whiterose.ac.uk/140191/>

Version: Accepted Version

Proceedings Paper:

Kamel, T., Griffo, A. orcid.org/0000-0001-5642-2921 and Wang, J. (2019) Modelling framework for parallel SiC power MOSFETs chips in modules developed by planar technology. In: 2018 IEEE International Conference on Electrical Systems for Aircraft, Railway, Ship Propulsion and Road Vehicles & International Transportation Electrification Conference (ESARS-ITEC). 2018 IEEE International Conference on Electrical Systems for Aircraft, Railway, Ship Propulsion and Road Vehicles & International Transportation Electrification Conference (ESARS-ITEC), 07-09 Nov 2018, Nottingham, United Kingdom. IEEE . ISBN 978-1-5386-4192-7

<https://doi.org/10.1109/ESARS-ITEC.2018.8607625>

© 2018 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other users, including reprinting/ republishing this material for advertising or promotional purposes, creating new collective works for resale or redistribution to servers or lists, or reuse of any copyrighted components of this work in other works. Reproduced in accordance with the publisher's self-archiving policy.

Reuse

Items deposited in White Rose Research Online are protected by copyright, with all rights reserved unless indicated otherwise. They may be downloaded and/or printed for private study, or other acts as permitted by national copyright laws. The publisher or other rights holders may allow further reproduction and re-use of the full text version. This is indicated by the licence information on the White Rose Research Online record for the item.

Takedown

If you consider content in White Rose Research Online to be in breach of UK law, please notify us by emailing eprints@whiterose.ac.uk including the URL of the record and the reason for the withdrawal request.



eprints@whiterose.ac.uk
<https://eprints.whiterose.ac.uk/>

Modelling Framework for Parallel SiC Power MOSFETs Chips in Modules developed by Planar Technology

Tamer Kamel
Department of Electronic and
Electrical Engineering
University of Sheffield
Sheffield, U.K.
t.kamel@sheffield.ac.uk

Antonio Griffo
Department of Electronic and
Electrical Engineering
University of Sheffield
Sheffield, U.K.
a.griffo@sheffield.ac.uk

Jiabin Wang
Department of Electronic and
Electrical Engineering
University of Sheffield
Sheffield, U.K.
j.b.wang@sheffield.ac.uk

Abstract—This paper presents a modelling framework to simulate transients and steady state performance for SiC power MOSFETs modules. The electro-thermal modelling is implemented using Simscape/MATLAB program based on the single chip characteristics provided in the datasheet. The method can easily incorporate multiple chips and module parasitic components providing a tool for module characterization and to support module design optimization. The simulated model is then experimentally validated at different voltage buses and junction temperatures for a novel SiC MOSFET Module design consists of two parallel chips per switch developed using wire-bond free planar technology.

Keywords—SiC Power MOSFET, Modelling, Parallel Chips per Switch, Planar Technology.

I. INTRODUCTION

Silicon carbide (SiC) Power MOSFET, as one of the major applications of the wide bandgap power devices, has a advantages over the conventional silicon power MOSFET due to its lower on state resistance, higher power density and higher blocking voltage. SiC power MOSFETs represent excellent replacements for the insulated gate bipolar transistors (IGBTs) and gate turn-off thyristors (GTOs) at higher blocking voltages applications since SiC power MOSFETs can operate at higher switching frequencies with lower switching losses. This is highly significant as it can significantly reduce the size of passive components in the power converters. Thanks to these superior characteristics, SiC power MOSFET has become one of the leading candidate for the power converter applications in the aircraft systems, where size and weight are governing factors especially for the More Electric Aircraft (MEA) development [1-2].

Power electronics modules employing a number of parallel chips per switch are commonly used for increasing the output current capability and lowering conduction losses. Therefore, the developed power converter can operate at the required output power without reaching the maximum allowable junction temperature of the power devices. A number of power modules manufacturing technologies have emerged in recent years. Wire-bonding techniques to interconnect semiconductor chips to external terminal contact is a mature technology widely used in power electronics manufacturing. Reliability is a stringent requirement in transportation application including in particular aircraft power systems. Reliability concerns might limit the applicability of existing technologies and will require improvements on standard packaging technologies to meet

industry requirements. One such improvement in the power electronics industry is related to the development of wire-bond free interconnect technologies for the manufacture of the SiC Power MOSFET module to replace the traditional wire bonding process which is often considered as the main failure mechanism in power electronics devices reducing the remaining useful lifetime (RUL) of the whole power converters [3].

Accurate modelling of the electrical and electro-thermal behaviour of power electronics module is of essential importance to support the design and development stage of novel power modules concepts. Accurate modelling of power electronics modules require the use of accurate models of the semiconductor devices in static and transient switching conditions, detailed modelling of the parasitic elements resulting from interconnections between chips and terminals as well as accurate modelling of the thermal effects on device characteristics and coupling with thermal dynamics of the module and environmental constraints.

A number of models suitable for electrical and coupled electro-thermal simulation of SiC power MOSFETs have been proposed in literature [4-10]. Most of these use analytical models based on differential-algebraic equations suitable for SPICE-type circuit simulators [4-5]. Input-output characteristics are typically based on analytical formulations with parameters typically extracted from datasheets and/or experimental characterization. A full representation of device's characteristics based on analytical fitting of characteristics in all operating conditions [6] is not straightforward. Saber's ModelArchitect provides a tool for power MOSFETs modelling based on tabulated look-up tables of device characteristics which can be obtained from datasheets and/or measurements, potentially guaranteeing an excellent fidelity. The model, however, is not available in the public do-main and cannot be used in other simulation environments. On the another hand, modelling parallel chips modules developed by planar technology are not investigated previously in the aforementioned papers.

This paper provides an electrical modelling environment to demonstrate the SiC Power MOSFETs performance in paralleling chip MOSFET modules developed by planar technology. The modelling framework is based on the single chip characteristics provided in its datasheet. The simulated model is experimentally validated at different junction temperatures for a prototype SiC MOSFET Module consisting of two parallel chips per switch manufactured by Siemens AG.

This work was supported by European Commission Horizon 2020 – Mobility for Growth Program, under Grant 636170.

II. SIMULATION ENVIRONMENT

Simscape modelling language has been chosen as the proposed modelling environment thanks to the ability to easily model and simulate complex systems of differential-algebraic equations. This allows components, subsystems and system models represented in different physical domains and forms to be integrated and simulated in a unified environment to fully account multi-physics interactions.

A. The Electrical Model

The MOSFET model is based on the sub-circuit illustrated in Fig. 1.




Figure 1: Subcircuit model of power MOSFETs

The transfer characteristic of the MOSFET is given by the nonlinear relationship:

$$I_{DS} = I_{DS}(V_{DS}, V_{GS}, T) \quad (1)$$

where the drain-source current I_{DS} is a function of the drain-source voltage V_{DS} , the gate-source voltage V_{GS} , and Temperature T . Voltage dependent parasitic capacitances can be measured at the device terminals and are typically given in the datasheets as the input C_{iss} , output C_{oss} , and reverse transfer C_{rss} capacitances:

$$C_{iss}(V_{DS}) = C_{GS} + C_{GD} \quad (2)$$

$$C_{oss}(V_{DS}) = C_{DS} + C_{GD} \quad (3)$$

$$C_{rss}(V_{DS}) = C_{GD} \quad (4)$$

Voltage-dependent capacitances are also represented by look-up tables in the model, where the general formula relating the voltage and the current in the capacitor is implemented as follows:

$$\begin{aligned} \frac{d(CV)}{dt} &= i \\ C \frac{dV}{dt} + V \frac{dC}{dt} &= i \\ C \frac{dV}{dt} + V \frac{dC}{dV} \frac{dV}{dt} &= i \\ [C + V \frac{dC}{dV}] \cdot \frac{dV}{dt} &= i \\ C_{New} \cdot \frac{dV}{dt} &= i \end{aligned}$$

$$\text{where } C_{New} = [C + V \frac{dC}{dV}] \quad (5)$$

The reverse recovery process of the body diode is also analytically modelled using the method proposed in [11].

$$i_{PN} = \frac{q_E - q_M}{T_M} \quad (6)$$

$$0 = \frac{dq_M}{dt} + \frac{q_M}{\tau} - \frac{q_E - q_M}{T_M} \quad (7)$$

$$q_E = I_s \tau \left[\exp\left(\frac{v_{PN}}{n V_T}\right) - 1 \right] \quad (8)$$

where;

i_{PN} : the diode current

V_{PN} : the diode Voltage

q_E : the reverse recovery charge

q_M : the forward bias injected charge

τ : the diffusion time constant 1

T_M : the diffusion time constant 2

I_s : the reverse saturation current

V_T : the thermal voltage

n : constant equals to 2 for high voltage p-n junction diode

The model results in a system of seven coupled differential-algebraic equations. Simscape language is selected for the proposed modelling as it is ideally suitable for description of physical systems described by implicit differential algebraic equations. A flow chart demonstrating the structure of the program used to simulate the characteristics of the SiC MOSFET is illustrated in Fig. 2.

B. Simulation of One Chip per Switch

A Simscape circuit for the SiC MOSFET Model is presented in Fig.3.




Figure 2: Flow chart of the simulating program




Figure 3: Simscape Circuit for SiC MOSFET Model




Figure 4: SiC MOSFET voltage and current waveforms at variable V_{DD}

Fig. 4 shows some exemplary waveforms illustrating the behaviour in different operating conditions including forward and reverse conduction. The MOSFET operating states are dependent on the gate-source voltage V_{GS} . When V_{GS} is high at 20V, the MOSFET is in conducting state and the current can flow in both directions while V_{DS} is close to zero. When V_{GS} is negative, the MOSFET behaviour is dictated by its body diode and the device current is dependent on whether it is forward or reverse-biased.

Figures 5, 6, and 7 provide comparisons between the output characteristics of the SiC MOSFET given in the datasheet for the CREE C2M0025120D SiC Power MOSFET [12] and those predicted by the Simscape SiC MOSFET Model.




Figure 5: 1st quadrant output characteristics at 25 °C




Figure 6: 3rd quadrant output characteristics at 25 °C




Figure 7: Body diode output characteristics at 25 °C




Figure 8: Switching Energy vs. Drain Current at $V_{DD} = 800V$ and 25 °C

Finally, Figure 8 shows comparisons between the estimated switching energy during the on and off periods (E_{on} and E_{off} respectively) in the simulated mode and those provided in the datasheet. There are some divergence between the estimated E_{on} and E_{off} by the simulated model and those provided in the datasheet, especially at lower current level. This is mainly due to the procedures, which were taken to measure these energies in the datasheet, are not given as well as the parasitic inductance in the circuit, which both have great influence on the measured energy values especially at lower magnitudes.

III. TWO PARALLEL CHIP PER SWITCH

A prototype SiC power MOSFET designed by Siemens AG, having two parallel chips per switch, is utilized in this paper in order to validate the proposed simulated model. The chips used in the prototype module are CREE C2M0025120D SiC Power MOSFET. The schematic of the prototype module is illustrated in Fig. 9.




Figure 9: Prototype SiC MOSFET Module (two parallel chips per Switch)

A. The Experimental Validation

The experimental setup implemented in this paper is demonstrated in Figure 10. The hot plate is used for varying and controlling the junction temperature (T_j) of the MOSFET module. The probes, which are utilized to capture the voltage/current waveforms under study are; CWTUM Rogowski current waveform transducer for measuring I_{DS} along with LeCory ADP305 high voltage differential probe for measuring V_{DS} and V_{GS} .

The Simscape circuit for modelling the experimental environment is illustrated in Fig. 11. Comparisons between the measured V_{GS} , V_{DS} , and I_{DS} waveforms in the experimental setup and those developed by the simulated model are illustrated in Fig. 12 at (300V DC Bus and 25 °C T_j) and Fig. 13 at (500V DC Bus and 125 °C T_j). A good agreement is shown between the measurement and simulation for the V_{GS} , V_{DS} , and I_{DS} waveforms at different voltage and temperature values. On the another hand, the measured V_{GS} is relatively noisy compared to the simulated one and this is mainly the due to connecting cables between the gate drive board and the MOSFET module which cause such oscillatory behaviour, which doesn't relate to the model of the MOSFET module itself.




Figure 10. Experimental Setup




Figure 11. Simscape circuit for modelling the experimental setup




Figure 12: V_{GS} , V_{DS} , and I_{DS} waveforms at 300V DC Bus and 25°C




Figure 13: V_{GS} , V_{DS} , and I_{DS} waveforms at 500V DC Bus and 120^oC

B. The Effects of Intra-Chips Parasitics

The proposed Simscape Model in this paper also provides the flexibility of modelling the parasitics of the module; either between the parallel chips or between the lower and upper chips. The parasitics inductance can be included in the Simscape circuit directly at arbitrary locations with different values without changing the core Simscape program, so that the parasitics of the real MOSFET Module can be correctly modelled. Fig. 14 illustrates several locations, where the parasitics inductance (L_P) can be included between chips. Additionally, Figures 15 and 16 shows the V_{GS} , V_{DS} , and I_{DS} waveforms at different values of $L_{P(i)}$ at switching on and off respectively.

IV. CONCLUSION AND FUTURE WORK

A new electro-thermal modelling framework is presented in this paper for SiC power MOSFET chips. The modelling method can be used to model electrical and electro-thermal behaviour of novel SiC-based modules. The modelling method is based on simple static characteristics available in devices' datasheets. The methodology allows a simple modelling of the interaction and transient dynamics resulting from parasitics in complex modules topologies. The model is validated in an experimental environment on prototype modules having two parallel chips per switch at different DC bus voltage and T_J . The model presents a flexible tool to evaluate switching and steady-state behaviour of SiC-based power converters and for evaluating the effects of parasitics to support the design process of novel power modules layout. The research work is still ongoing to model larger SiC power modules consists of six chips per switch.




Figure 14 the parasitics inductances $L_{P(i)}$ in the intra-chips

ACKNOWLEDGMENT

This work was supported by European Commission Horizon 2020 – Mobility for Growth Program, under Grant 636170. The authors would like to thank Oliver Raab, Siemens AG Corporate Technology, for providing the SiC MOSFETs modules used in this paper.




Figure 15: V_{GS} , V_{DS} , and I_{DS} at different $L_{P(i)}$ at switching on




Figure 16: V_{GS} , V_{DS} , and I_{DS} at different $L_{P(i)}$ at switching off

REFERENCES

- [1] S. O'Donnell, J. L. Debauche, P. Wheeler and A. Castellazzi, "Silicon carbide MOSFETs in more electric aircraft power converters: The performance and reliability benefits over silicon IGBTs for a specified flight mission profile," EPE'16 ECCE Europe, Karlsruhe, 2016, pp. 1-10.
- [2] P. W. Wheeler, "The more electric aircraft: Why aerospace needs power electronics?" EPE '09, 2009, pp. 1-30.
- [3] S. Yang, D. Xiang, A. Bryant, P. Mawby, L. Ran and P. Tavner, "Condition Monitoring for Device Reliability in Power Electronic Converters: A Review," IEEE Trans. on Power Electron., vol. 25, no. 11, pp. 2734-2752, Nov. 2010.
- [4] M. Riccio, V. d'Alessandro, G. Romano, L. Maresca, G. Breglio and A. Irace, "A temperature-dependent SPICE model of SiC Power MOSFETs for within and out-of-SOA simulations," IEEE Trans. on Power Electron., Early access.
- [5] S. Yin, T. Wang, K.J. Tseng, J. Zhao, X. Hu, "Electro-Thermal Modeling of SiC Power Devices for Circuit Simulation", IECON 2013, pp. 718-723
- [6] M. Mudholkar, S. Ahmed, M. Nance Ericson, S. Frank, C.L. Britton, H.A. Mantooh, "Datasheet Driven Silicon Carbide Power MOSFET Model", IEEE Trans. Power Electron. Vol. 29, n. 5, May 2014, pp. 2220-2228
- [7] Z. Chen, D. Boroyevich, R. Burgos, F. Wang, "Characterization and modelling of 1.2kV, 20A SiC MOSFETs", ECCE 2009, pp. 1480-1487
- [8] K. Chen, Z. Zhao, L. Yuan, T. Lu, F. He, "The Impact of Nonlinear Junction Capacitance on Switching Transient and Its Modeling for SiC MOSFET", IEEE Trans. Electron Devices, Vol. 62, n.2, Feb. 2015, pp. 333-338
- [9] K. Sun, H. Wu, J. Lu, Y. Xing, L. Huang, "Improved Modeling of Medium Voltage SiC MOSFET Within Wide Temperature Range", IEEE Trans. Power Electron. Vol. 29, n. 5, May 2014, pp. 2229-2237
- [10] T.R. McNutt, A. R. Hefner, H.A. Mantooh, D. Berning, S-H. Ryu, "Silicon Carbide Power MOSFET Model and Parameter Extraction Sequence", IEEE Trans. Power Electron. Vol. 22, n. 2, March 2007, pp. 353-363.
- [11] P. O. Lauritzen and C. L. Ma, "A simple diode model with reverse recovery," in IEEE Trans. on Power Electron., vol. 6, no. 2, pp. 188-191, April 1991.
- [12] CREE, "C2M0025120d - SiC Datasheet," 2015