

This is a repository copy of *An E-mode p-channel GaN MOSHFET* for a CMOS compatible *PMIC*.

White Rose Research Online URL for this paper: http://eprints.whiterose.ac.uk/121448/

Version: Accepted Version

# Article:

Kumar, A. orcid.org/0000-0002-8288-6401 and De Souza, M.M. (2017) An E-mode p-channel GaN MOSHFET for a CMOS compatible PMIC. IEEE Electron Device Letters, 38 (10). pp. 1449-1452. ISSN 0741-3106

https://doi.org/10.1109/LED.2017.2747898

© 2017 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other users, including reprinting/ republishing this material for advertising or promotional purposes, creating new collective works for resale or redistribution to servers or lists, or reuse of any copyrighted components of this work in other works. Reproduced in accordance with the publisher's self-archiving policy.

# Reuse

Items deposited in White Rose Research Online are protected by copyright, with all rights reserved unless indicated otherwise. They may be downloaded and/or printed for private study, or other acts as permitted by national copyright laws. The publisher or other rights holders may allow further reproduction and re-use of the full text version. This is indicated by the licence information on the White Rose Research Online record for the item.

# Takedown

If you consider content in White Rose Research Online to be in breach of UK law, please notify us by emailing eprints@whiterose.ac.uk including the URL of the record and the reason for the withdrawal request.



# An E-mode p-channel GaN MOSHFET for a CMOS compatible PMIC

Ashwani Kumar, Member, IEEE, and Maria Merlyne De Souza, Member, IEEE

Abstract—The operation principle of a low power E-mode pchannel GaN MOSHFET is explained via TCAD simulations. The challenges of achieving negative threshold voltage with the scaling of gate length are addressed by adjusting the mole fraction of an AlGaN cap layer beneath the gate. An inverter consisting of the proposed p-channel GaN MOSHFET with a gate length of  $0.25 \,\mu m$  shows promise of a CMOS compatible Power Management IC in the MHz range.

Index Terms—2DHG, Enhancement mode, Gallium Nitride, pchannel MOSHFET, superjunction, inverter, switching speed.

## I. INTRODUCTION

MONG the various techniques for overcoming the trade-off between the on-resistance and breakdown voltage in a high power device in GaN, polarization superjunction (PSJ) technology [1], [2] is an attractive solution which can be considered as the equivalent of CoolMOS in silicon [3]. The presence of a polarization induced 2DHG above the 2DEG across the barrier layer forms a superjunction which helps prevent current collapse by suppressing the non-linear distribution of the electric field around the drain-side gate edge, [1], [2] thus improving the reliability.

The next challenge for GaN power devices is integration of the gate driver and power device, to reduce the parasitic loop inductance and facilitate high frequency switching in converters [4], [5]. Additionally, complementary logic with normally-off (E-mode) operation is preferred to reduce static power consumption, simplify circuitry and for fail-safe operation [6]. Therefore, a p-channel E-mode GaN MOSHFET is desirable.

The inherent use of the 2DHG in a PSJ heterostructure (GaN/AlGaN/GaN or GaN/AlInGaN/GaN) makes it a suitable platform for such integration. The operation of both p-channel and n-channel devices has been demonstrated on this platform [4], [7]. Achieving E-mode operation in GaN is challenging because the polarization induced 2DEG or 2DHG first needs to be depleted at zero gate voltage. In n-channel GaN HFETs or MOSHFETs, various techniques to implement E-mode behaviour are recessed gate [8]–[10], or ion implantation [11]–[13]: both methods can be employed on a PSJ platform. On the other hand, less attention has been paid to p-channel devices due to the low mobility of holes in GaN (~16  $cm^2/cm$  at room temperature [14]), which leads to poor on-current and switching

The authors are with the Department of Electronic & Electrical Engineering, The University of Sheffield, Sheffield S1 4DE, UK (email: <u>akumar4@sheffield.ac.uk; m.desouza@sheffield.ac.uk</u>). The work was partially funded by ENIAC-JU project E2SG.

speed. E-mode operation of p-channel HFETs has been attempted via recessed gate [5], [15], [16], an Al<sub>2</sub>O<sub>3</sub> separated gate on a GaN/AlN heterostructure [17], or reducing the polarization charge in GaN/AlInGaN/GaN heterostructures by adjusting the Al or In mole fraction [18]. However, except for the recessed gate approach, the others have similar challenges associated with optimisation of the substrate layers for all other devices on the platform. These choices can lead to deterioration of the performance and reliability of the power devices by reduction in density of the 2DEG/2DHG respectively. Moreover, even with a recessed gate, we have earlier demonstrated a trade-off between the threshold voltage  $V_{th}$  and the on-current  $I_{ON}$  in the conventional p-channel MOSHFET that can be addressed by a thin AlGaN cap layer beneath the gate, to achieve better control [19]. In this work, the dependence of the electrical characteristics of a p-channel GaN MOSHFET on gate length is investigated on a platform that is fully compatible with a power device in PSJ technology. The substrate parameters are closely aligned to those reported in [5], [15]. Subsequently the switching speed of the inverter is evaluated.



Fig. 1. Schematic of a common GaN/AlGaN/GaN platform consisting of low power CMOS and High Power PSJ MOSHFET. The 2DEG is connected to the ground. A combination of the 2DHG, AlGaN barrier, and 2DEG forms a diode that remains reverse biased.

## II. METHODOLOGY AND SETTINGS

Fig. 1 highlights a schematic of an integration platform consisting of a low power CMOS device and a high power PSJ MOSHFET. In comparison to the work in [19], we consider a p-GaN/GaN/AlGaN/GaN heterostructure with layer specifications consisting of, from top to bottom, 30 nm Mg-doped p-GaN, 20 nm undoped GaN,  $\sim 47 - 48$  nm AlGaN barrier with Al mole fraction of 23%, and a 1.5  $\mu$ m GaN buffer on a substrate [20]. In comparison to the structure in [21], the 2DEG is connected to the ground. All simulations are

performed in Silvaco TCAD [22] using our model for the hole transport in p-channel GaN devices, calibrated against the experimental results of [15]. Accordingly, the maximum hole mobility is limited to  $16 \ cm^2/Vs$  [14] in a field dependent mobility model [23]. Additionally, a contact resistance  $\rho_c$  of  $10^{-4} \ \Omega cm^2$  is used for source and drain contacts to p-GaN, which is an average contact resistance reported for p-GaN [24]. Charge and trap densities of  $2.8 \times 10^{12} \ cm^{-2}$  and  $2.5 \times 10^{12} \ cm^{-2}$  at oxide/GaN interface are found sufficient to match the experimental  $I_{DS} - V_{GS}$  characteristics reported in [15].

### III. RESULTS AND DISCUSSIONS

E-mode operation in a conventional heterostructure without an AlGaN cap, may be examined by comparing the band diagrams at two different thicknesses of the oxide and channel layers ( $t_{ox} \& t_{ch}$ ) in Fig. 2 (a). Thinner oxide and GaN channel are required so that, sharp band bending in these layers can prevent the valence band at the GaN/AlGaN heterointerface from crossing the Fermi level, thus giving E-mode behaviour.



Fig. 2. (a) Comparison of the band diagram at two thicknesses of oxide and channel in a structure without an AlGaN cap, (b) Comparison of the band diagram with and without an AlGaN cap, (c)  $I_{DS} - V_{GS}$  characteristics showing the dependence on thickness of the oxide and channel layers, with and without the AlGaN cap layer, (d) Impact of trap charge density at the interface of the oxide and AlGaN cap.

In contrast, inclusion of an AlGaN cap introduces a positive polarization charge at the heterointerface between the AlGaN cap and the GaN channel,  $\sigma_{cap}$ , which can be controlled by changing the Al mole fraction in the cap layer  $x_{cap}$ . A comparison of the band diagrams with and without the AlGaN cap in Fig. 2 (b), illustrates that a presence of the polarisation charge  $\sigma_{cap}$  increases band bending in the GaN channel, leading to elimination of the hole quantum well at the GaN/AlGaN interface. This consequently leads to E-mode operation for thicker layers of the channel and oxide in comparison to that in the conventional structure. It can also be noted in Fig. 2 (b) that the introduction of  $\sigma_{cap}$  alters the direction of the electric field in the oxide. This is of crucial benefit that reverses the behaviour of  $|V_{th}|$  with respect to  $t_{ox}$  as opposed to that in the conventional device [19].

The transfer characteristics of devices in Fig. 2 (c) reveal that without the presence of the AlGaN cap, the thicknesses of the oxide and GaN channel layers  $(t_{ox} \& t_{ch})$  need to be reduced to ~5 nm to increase the  $|V_{th}|$  to |-1.4|V. Such low values introduce considerable constraints on the manufacturability of the conventional structure. Owing to the trade-off between  $|V_{th}|$ and  $|I_{ON}|$ , the maximum drain current  $|I_{ON}|$ , for the structure with AlGaN cap, at a higher  $|V_{th}|$  of |-2V| remains smaller (25 mA/mm) than that of the structure without an AlGaN cap at a smaller  $|V_{th}|$  of |-1.4V| (62 mA/mm). The trap charge at the interface of the oxide and AlGaN cap could vary due to processing or during device switching. Fig. 2 (d) compares the transfer characteristics with the change in the net trap density at the interface of the oxide/AlGaN cap  $\sigma_{ox}$ , showing that a large variation in  $\sigma_{ox}$  (> 7 × 10<sup>11</sup> cm<sup>-2</sup>) can significantly affect the  $V_{th}$  and on-off current ratio of the device.

As shown in Fig. 1, a combination of the 2DHG, AlGaN barrier, and 2DEG acts as a p-n diode, where the AlGaN barrier of 47 nm acts as a depletion region between the 2DEG and 2DHG. With negative voltage on the drain and gate, this diode remains reverse biased, and leakage current through the 2DEG in this condition has been experimentally shown to be  $\sim 10 nA/mm$  through the AlGaN barrier [25]. This agrees with negligible values in the simulations.

The behaviour of the threshold voltage with the Al mole fraction  $x_{cap}$ , in Fig. 3 (a), depicts a rise in  $|V_{th}|$  with  $x_{cap}$ . At higher  $x_{cap}$ , the band bending in the GaN channel becomes more pronounced due to an increase in polarisation  $\sigma_{cap}$ , leading to a lowering of the valence band at the GaN channel/AlGaN barrier interface. A  $|V_{th}|$  of |-3.0V| is achievable for an  $x_{cap}$  of 23%.



Fig. 3. (a) Threshold voltage  $V_{th}$  vs. Al mole fraction in the AlGaN cap layer  $x_{cap}$ . (b)  $x_{cap}$  vs. gate length  $L_G$  to maintain a fixed  $V_{th}$  of -2 V. (c) and (d) (colour online) are contour plots of the hole density for the devices with gate lengths of 0.25  $\mu m$  and 8  $\mu m$ , respectively.

In comparison to silicon, the  $V_{th}$  of the current heterostructure is not just dependent upon the vertical thicknesses but also severely the gate length  $L_G$ . It is seen in Fig. 3 (b) that with reduction of  $L_G$ , a higher  $x_{cap}$  is required to maintain the  $|V_{th}|$  at |-2V|. To understand this behaviour, the

contour plots of the device cross section under zero gate bias are presented in Figs. 3 (c) & 3 (d) for two different gate lengths (0.25  $\mu m$  and 8  $\mu m$ ). The dependency between  $V_{th}$  and  $L_G$ arises from the fact that a 2DHG forms at the bottom interface of the GaN channel which is farther from the gate rather than at the top interface. Hence, even though holes in the vicinity of the top interface in the GaN channel are depleted irrespective of the gate length, as shown in Figs. 3 (c) & 3 (d), there is a finite penetration of holes under the gate at the bottom interface of the channel. It is observed from Figs. 3 (c) & 3 (d) that at smaller  $L_G$ , the relative penetration of holes at the bottom interface of the GaN channel under the AlGaN cap is higher, leading to a degradation in  $|V_{th}|$ . Hence,  $x_{cap}$  needs to be raised from 16.4 % to 26.2 % as the gate length is reduced from 8  $\mu m$  to 0.10  $\mu m$  to maintain  $V_{th}$  at a fixed value of -2.0 V (Fig. 3 (b)).

As shown in Fig. 4, utilising a smaller channel length not only increases the on-current but also leads to an improvement in on-off current ratio  $I_{ON}/I_{OFF}$  for devices with identical  $V_{th}$ . With smaller  $L_{c}$ , the length of the region depleted of 2DHG in the GaN channel also becomes smaller, leading to a reduction in the total sheet resistance between the drain and source. Therefore,  $|I_{ON}|$  of the device improves at smaller  $L_G$ , achieving a maximum of 37 mA/mm at  $L_G$  of  $0.10 \mu m$ . The improvement in  $I_{ON}/I_{OFF}$  emerges from a higher  $x_{cap}$  at smaller  $L_G$  to maintain the threshold voltage. The rise in  $\sigma_{cap}$  with higher  $x_{cap}$  suppresses the relative penetration of holes under the gate thereby minimizing the leakage current. Hence, the ratio of  $I_{ON}/I_{OFF}$  shows an improvement from ~2 to ~12 orders of magnitude as  $L_G$  shrinks from  $8 \,\mu m$  to  $0.25 \,\mu m$ . However, at the shorter gate length (0.10  $\mu m$ ), a higher  $\sigma_{cap}$ , necessary to maintain the same  $V_{th}$  no longer suffices to suppress the relative penetration of holes under the gate. This increases the off-current of the device, resulting in a degradation in the on-off current ratio by an order of magnitude. Hence a gate length of  $0.25 \,\mu m$  can be considered optimal.



Fig. 4. Behaviour of the on-current  $|I_{ON}|$  and  $I_{ON}/I_{OFF}$  with gate length  $L_G$  as  $x_{cap}$  is changed to keep a fixed threshold voltage  $V_{th}$  of -2.0 V.

The circuit diagram for calculating the rise time and switching speed of an inverter, using mixed mode simulations is shown in Fig. 5 (a). The rise time for a load capacitor  $C_L$  is calculated as  $t_{Rise} = \int_0^{0.9 \times V_{DD}} dV \cdot C_L / I_{DS}$ . The total load capacitance for a fan-out of 5 at the output is estimated as:

$$C_L \approx 5\left(1 + \frac{W_n}{W_p}\right)C_{GS,max} + \left(1 + \frac{W_n}{W_p}\right)C_{DS,max} \tag{1}$$

where  $C_{GS,max}$  and  $C_{DS,max}$  are the maximum values of the gate and drain capacitances for the p-channel GaN MOSHFET,

and the factor  $(1 + W_n/W_p)$  accounts for n- and p-channel devices with  $W_n$  and  $W_p$  widths. With  $W_n/W_p$  of 1/10, the rise time  $t_{Rise}$  of devices, with and without the AlGaN cap, are extracted from the transient simulations of output voltage  $V_{OUT}$ with time in Fig. 5 (b) at a gate length of 0.25  $\mu m$ . A 3 times higher  $t_{Rise}$  for the device without the AlGaN cap is the result of thinner oxide and channel layers, which leads to much higher  $C_{GS,max}$ , 2.0 pF/mm, compared to 0.3 pF/mm for the device with AlGaN cap.  $C_{DS,max}$  for the two devices remains ~1.5 pF/mm, higher than  $C_{GS,max}$  in the device with AlGaN cap, owing to the parasitic capacitance introduced by the underlying 2DEG, which is estimated to be  $\sim 1.23 \, pF/mm$ , from the simulation of  $C_{DS}$  at different thickness of AlGaN barrier  $t_b$  (not shown). Assuming both p-channel and n-channel have similar rise and fall times at  $W_n/W_p$  of 1/10, the switching speed  $f_{sw}$  of the inverter described as:

$$f_{sw} = (t_{Rise} + t_{Fall})^{-1} \approx (2 \cdot t_{Rise})^{-1}$$
(2)

yields a value of ~625 *MHz* for a  $C_L$  corresponding to a fanout of 5.



Fig. 5. (a) Circuit diagram for calculating the rise time, (b) Output voltage or variation of the load voltage in devices without and with AlGaN cap vs. time as the input voltage is switched from 5 V to 0 V at t = 0.

Compared to a  $t_{Rise}$  of 670 ns, reported by R. Chu et al. [5] for their fabricated p-channel device, a significantly smaller  $t_{Rise}$  is the result of much smaller on-resistance  $(R_{on})$  and load capacitor of 143  $\Omega \cdot mm$  and 3.3 pF/mm compared to their values of 1314  $\Omega \cdot mm$  and  $C_L$  estimated  $\approx T_{Rise}/2.2R_{on} =$ 231 pF/mm, respectively from their work. Our smaller onresistance is the result of higher on-current facilitated by lower access resistances and depletion beneath the channel, facilitated by the AlGaN cap. If their value of  $C_L$  of 231 pF/mm were employed, the corresponding rise time is predicted to be 56 ns, an improvement of at least a factor of 10 in switching speed.

### IV. CONCLUSION

A low voltage p-channel E-mode GaN MOSHFET for integration alongside a high power device on a common GaN/AlGaN/GaN platform is investigated. The E-mode operation is realised using a thin AlGaN cap layer between the GaN channel and gate dielectric that suppresses the penetration of holes beneath the channel. The technique not only improves the on-current but also suppresses the leakage current, leading to orders of magnitude improvement in on-off ratio at short gate lengths. The simulated inverter offers promise of CMOS integrated gate drivers for MHz switching of power conversion circuits in GaN.

## REFERENCES

- A. Nakajima, Y. Sumida, M. H. Dhyani, H. Kawai, and E. M. Narayanan, "GaN-Based Super Heterojunction Field Effect Transistors Using the Polarization Junction Concept," IEEE Electron Device Lett., vol. 32, no. 4, pp. 542–544, Apr. 2011. DOI: 10.1109/LED.2011.2105242.
- [2] H. Hahn, B. Reuters, S. Geipel, M. Schauerte, F. Benkhelifa, O. Ambacher, H. Kalisch, and A. Vescan, "Charge balancing in GaN-based 2-D electron gas devices employing an additional 2-D hole gas and its influence on dynamic behaviour of GaN-based heterostructure field effect transistors," J. Appl. Phys., vol. 117, no. 10, pp. 104508-1–104508-8, Mar. 2015. DOI: 10.1063/1.4913857.
- X. Chen, "Semiconductor power devices with alternating conductivity type high-voltage breakdown regions," U.S. Patent No. 5,216,275, Jun. 1993.
- [4] A. Nakajima, S. Nishizawa, H. Ohashi, H. Yonezawa, K. Tsutsui, K. Kakushima, H. Wakabayashi, and H. Iwai, "One-chip operation of GaN-based P-channel and N-channel heterojunction field effect transistors," in 2014 IEEE 26th International Symposium on Power Semiconductor *Devices & IC's (ISPSD)*, Jun. 2014, pp. 241–244. DOI: 10.1109/ISPSD.2014.6856021.
- [5] R. Chu, Y. Cao, M. Chen, R. Li, and D. Zehnder, "An Experimental Demonstration of GaN CMOS Technology," IEEE Electron Device Lett., vol. 37, no. 3, pp. 269–271, Mar. 2016. DOI: 10.1109/LED.2016.2515103.
- [6] S. Yang, S. Huang, M. Schnee, Q.-T. Zhao, J. Schubert, and K. J. Chen, "Fabrication and Characterization of Enhancement-Mode High-κ LaLuO3-AlGaN/GaN MIS-HEMTs," IEEE Trans. Electron Devices, vol. 60, no. 10, pp. 3040–3046, Oct. 2013. DOI: 10.1109/TED.2013.2277559.
- [7] H. Hahn, B. Reuters, S. Kotzea, G. Lukens, S. Geipel, H. Kalisch, and A. Vescan, "First monolithic integration of GaN-based enhancement mode n-channel and p-channel heterostructure field effect transistors," in 72nd Device Research Conference, Jun. 2014, vol. 60, no. 10, pp. 259–260. DOI: 10.1109/DRC.2014.6872396.
- [8] W. Huang, Z. Li, T. P. Chow, Y. Niiyama, T. Nomura, and S. Yoshida, "Enhancement-mode GaN Hybrid MOS-HEMTs with R<sub>on,sp</sub> of 20 mΩcm<sup>2</sup>," in 2008 20th International Symposium on Power Semiconductor *Devices and IC's*, May 2008, pp. 295–298. DOI: 10.1109/ISPSD.2008.4538957.
- [9] B. Lu, O. I. Saadat, and T. Palacios, "High-Performance Integrated Dual-Gate AlGaN/GaN Enhancement-Mode Transistor," IEEE Electron Device Lett., vol. 31, no. 9, pp. 990–992, Sep. 2010. DOI: 10.1109/LED.2010.2055825.
- [10] J. Wei, S. Liu, B. Li, X. Tang, Y. Lu, C. Liu, M. Hua, Z. Zhang, G. Tang, and K. J. Chen, "Low On-Resistance Normally-Off GaN Double-Channel Metal-Oxide-Semiconductor High-Electron-Mobility Transistor," IEEE Electron Device Lett., vol. 36, no. 12, pp. 1287–1290, Dec. 2015. DOI: 10.1109/LED.2015.2489228.
- [11] C.-T. Chang, T.-H. Hsu, E. Y. Chang, Y.-C. Chen, H.-D. Trinh, and K. J. Chen, "Normally-off operation AlGaN/GaN MOS-HEMT with high threshold voltage," Electron. Lett., vol. 46, no. 18, pp. 1280–1281, Sep. 2010. DOI: 10.1049/EL.2010.1939.
- [12] B. Zhang, S. Tan, J. Xu, Z. Dong, G. Yu, Y. Cai, L. Xue, H. Chen, K. Hou, D. Zhao, Y. Wang, S. Liu, and K. J. Chen, "5.3A/400V normally-off AlGaN/GaN-on-Si MOS-HEMT with high threshold voltage and large gate swing," Electron. Lett., vol. 49, no. 3, pp. 221–222, Jan. 2013. DOI: 10.1049/EL.2012.3153.
- [13] J. W. Roberts, P. R. Chalker, K. B. Lee, P. A. Houston, S. J. Cho, I. G. Thayne, I. Guiney, D. Wallis, and C. J. Humphreys, "Control of threshold voltage in E-mode and D-mode GaN-on-Si metal-insulator-semiconductor heterostructure field effect transistors by in-situ fluorine doping of atomic layer deposition Al2O3 gate dielectrics," Appl. Phys. Lett., vol. 108, no. 7, pp. 72901-1–72901-5, Feb. 2016. DOI: 10.1063/1.4942093.
- [14] A. Nakajima, Y. Sumida, M. H. Dhyani, H. Kawai, and E. M. S. Narayanan, "High Density Two-Dimensional Hole Gas Induced by Negative Polarization at GaN/AlGaN Heterointerface," Appl. Phys. Express, vol. 3, no. 12, pp. 121004-1–121004-3, Dec. 2010. DOI: 10.1143/APEX.3.121004.
- [15] S. Kubota, R. Kayanuma, A. Nakajima, S. Nishizawa, and H. Ohashi, "P-channel AlGaN/GaN MOSFETs for Normally-Off Operation," in Material Research Society, Nov. 2015, (data provided via private communication).

- [16] H. Hahn, B. Reuters, A. Pooth, B. Hollander, M. Heuken, H. Kalisch, and A. Vescan, "P-channel enhancement and depletion mode gan-based hfets with quaternary backbarriers," IEEE Trans. Electron Devices, vol. 60, no. 10, pp. 3005–3011, Oct. 2013. DOI: 10.1109/TED.2013.2272330.
- [17] G. Li, R. Wang, B. Song, J. Verma, Y. Cao, S. Ganguly, A. Verma, J. Guo, H. G. Xing, and D. Jena, "Polarization-induced GaN-on-insulator E/D Mode p-channel heterostructure FETs," IEEE Electron Device Lett., vol. 34, no. 7, pp. 852–854, Jul. 2013. DOI: 10.1109/LED.2013.2264311.
- [18] B. Reuters, H. Hahn, A. Pooth, B. Hollander, U. Breuer, M. Heuken, H. Kalisch, and A. Vescan, "Fabrication of p-channel heterostructure field effect transistors with polarization-induced two-dimensional hole gases at metal polar GaN/AlInGaN interfaces," J.Phys. D Appl. Phys., vol. 47, pp. 175103-1–175103-10, Apr. 2014. DOI: 10.1088/0022-3727/47/17/175103.
- [19] A. Kumar and M. M. De Souza, "Extending the bounds of performance in E-mode p-channel GaN MOSHFETs," in 2016 IEEE International Electron Devices Meeting (IEDM), Dec. 2016, p. 7.4.1-7.4.4. DOI: 10.1109/IEDM.2016.7838368.
- [20] A. Nakajima, P. Liu, M. Ogura, T. Makino, K. Kakushima, S. I. Nishizawa, H. Ohashi, S. Yamasaki, and H. Iwai, "Generation and transportation mechanisms for two-dimensional hole gases in GaN/AlGaN/GaN double heterostructures," J. Appl. Phys., vol. 115, pp. 153707-1-153707–7, Apr. 2014. DOI: 10.1063/1.4872242.
- [21] F. J. Kub, T. J. Anderson, A. D. Koehler, and K. D. Hobart, "Inverted pchannel III-nitride field effect transistor with hole carriers in the channel," U.S. Patent No. 9,275,998, Aug. 2015.
- [22] "Silvaco TCAD Atlas." Version V3.44.1R Accessed: Sep. 8, 2017. [Online]. Available: https://www.silvaco.com/products/tcad.html
- [23] M. Farahmand, C. Garetto, E. Bellotti, K. F. Brennan, M. Goano, E. Ghillino, G. Ghione, J. D. Albrecht, and P. P. Ruden, "Monte Carlo simulation of electron transport in the III-nitride wurtzite phase materials system: binaries and ternaries," IEEE Trans. Electron Devices, vol. 48, no. 3, pp. 535–542, Mar. 2001. DOI: 10.1109/16.906448.
- [24] J. Chen and W. D. Brewer, "Ohmic Contacts on p-GaN," Adv. Electron. Mater., vol. 1, no. 8, pp. 1500113-1–1500113-7, Aug. 2015. DOI: 10.1002/AELM.201500113.
- [25] A. Nakajima, M. H. Dhyani, E. M. S. Narayanan, Y. Sumida, and H. Kawai, "GaN based Super HFETs over 700V using the polarization junction concept," in 2011 IEEE 23rd International Symposium on Power Semiconductor Devices and ICs, May 2011, pp. 280–283. DOI: 10.1109/ISPSD.2011.5890845.