



This is a repository copy of *Capacitance modelling of a transistor for RF Power Amplifiers in 5G applications*.

White Rose Research Online URL for this paper:

<https://eprints.whiterose.ac.uk/191266/>

Version: Published Version

Proceedings Paper:

Poluri, N. and De Souza, M.M. orcid.org/0000-0002-7804-7154 (2022) Capacitance modelling of a transistor for RF Power Amplifiers in 5G applications. In: MOS-AK Workshop. 4th International MOS-AK/LAEDC Workshop (MOS-AK/LAEDC), 03-05 Jul 2022, Puebla, Mexico. .

<https://doi.org/10.5281/zenodo.7047867>

Reuse

This article is distributed under the terms of the Creative Commons Attribution (CC BY) licence. This licence allows you to distribute, remix, tweak, and build upon the work, even commercially, as long as you credit the authors for the original work. More information and the full terms of the licence here:

<https://creativecommons.org/licenses/>

Takedown

If you consider content in White Rose Research Online to be in breach of UK law, please notify us by emailing eprints@whiterose.ac.uk including the URL of the record and the reason for the withdrawal request.



eprints@whiterose.ac.uk
<https://eprints.whiterose.ac.uk/>



Capacitance modelling of a transistor for RF Power Amplifiers in 5G applications.

Nagaditya Poluri and Maria Merlyne De Souza

EEE Department,

University of Sheffield,


Sheffield S13JD,

UK.

m.desouza@sheffield.ac.uk


The RFPA design process

- Identifying the optimal source (Z_S) and load (Z_L) impedances at fundamental and harmonic frequencies
- Requires an accurate model of the transistor**, consisting of the intrinsic device corresponding to the gated channel, (~linear current generator) and extrinsic parameters



Motivation

Class A loadline



**High efficiency
load line**



- High efficiency and linear amplifier are required to meet the stringent requirements of fifth generation mobile networks.
 - High efficiency modes such as continuum modes that rely on the harmonic manipulation
- The accuracy of circuit design relies heavily on the accuracy of the transistor model
 - requires accurate modelling of capacitances especially in the knee region.
 - for accurate distortion simulation up to N^{th} -order requires models that have I-V and Q-V curves accurate up to N^{th} -order derivatives.
 - component-wise information about the dominant distortion sources helps to employ suppression techniques.



The
University
Of
Sheffield.

High efficiency modes


Principle of harmonic manipulation



Benefit of second harmonic manipulation



- The magnitude of the fundamental component increases by addition of the second harmonic component with an *appropriate* phase to the fundamental.
- This increase in voltage is often referred as “voltage gain” (δ_v).

Continuum modes



- Maximum of Voltage shifted to the left or right (Class J/J*)
 - All these waveform result in efficiency 78.5 % (same as Class B)
- Result in an increase in design space

Impact of the Non-linear Caps on continuum modes




- Due to the variation of the phase of voltage in continuum mode, the phase of the current through Cgd changes.
 - Phase of I_{cgd} varies relative the current from current generator (gm).
 - For some cases of α (such as -1), I_{cgd} is out of phase with the current from current generator.
- This phase variation of I_{cgd} result in an improvement/reduction fundamental component of the current.
 - Improves efficiency and P1dB over class B for some subset of α



The
University
Of
Sheffield.

Small Signal model




Equivalent circuit model



- Extrinsic parasitics are extracted from cold-forward ($V_{ds}=0$ V, $V_{gs} \approx 0$) and cold reverse conditions ($V_{ds}=0$ V, $V_{gs} < V_{th}$)
- Intrinsic parameters are extracted for each bias point

Extraction of extrinsic capacitances

- C_{gd} and branch capacitors (C_{gs0} and C_{ds0})
 - can be extracted from the slope of the Y parameters of the device with frequency, ω .
- Need more relations to separate pad from intrinsic caps (C_{gs} and C_{ds}).
 - Equivalent circuits for frequency >6 GHz have more capacitances.




[1] J. A. Z. Flores, PhD thesis, University of Kassel, Germany, 2012

Extraction of pad capacitances

If the device structure is known

- 3-D electromagnetic (EM) simulations of the metallization layer [1].



- Establish relationships between the extrinsic and/or intrinsic capacitances by
 - Theoretical modelling of the capacitance (C) by assuming $C \propto \text{pad area}$. [2]



If device structure is unknown

- Optimization to minimize the modelling error
 - Guess values of pad capacitances [3] or
 - The ratio of pad/device capacitances can be optimized (referred as Technology-related Empirical Capacitance Ratios (TECR) [2])

[1] Davide Resca et. Al. IEEE MTT, vol. 58, no. 4, 2010 [2] J. A. Z. Flores, PhD thesis, University of Kassel, Germany, 2012 [3] F. Lin and G. Kompa, IEEE MTT, vol. 42, no. 7, 1994

Modified TECR algorithm

- Simplified version of **TECR** algorithm for extraction of C_{pd} and C_{pg} whereas the Original version includes additional parasitics C_{pgi} , C_{pdi} , C_{pgd} , and C_{gdi}



N. Poluri and M. M. De Souza, 'MIXDES 21

```


    graph TD
      A[Cpd=0; Cpg=0] --> B[De-embed Cpd and Cpg]
      B --> C[Extract Rs,Rg, Ks, Ls,Ld, and Lg]
      C --> D[Extract Cgd,Cds, and Cgs]
      D --> E[Evaluate the S-parameters of the model (S_mod,i,j) and calculate the error* between the measured (S_meas,i,j) and S_mod,i,j]
      E --> F[If Cpd<0.5*Cds0 Or Cpg<0.5*Cgs0]
      F --> G[Increment Cpd and Cpg]
      G --> B
  
```

*error is defined as $(E) = \sum_{i,j}^{2,2} \sum_f |S_{meas,i,j,f} - S_{mod,i,j,f}|^2$


[1] Original version of TECR algorithm is proposed in J. A. Z. Flores, PhD thesis, University of Kassel, Germany, 2012 [2] N. Poluri et. Al., MIXDES, 2021

Extraction of Extrinsic parameters


- Extrinsic resistances and inductances are extracted from cold forward condition ($V_{gs} > V_{th}$ and $V_{ds} = 0$) [1].



cold forward condition (< 6 GHz).




Frequency range used for fitting (0.1- 6 GHz).



[1] J. A. Z. Flores, PhD thesis, University of Kassel, Germany, 2012

Extraction of Intrinsic parameters

- De-embed extrinsic parameters.
- Related to Y parameters
- Analytical expressions are easier to program compared to curve fitting.



Analytical expression [2]



- $$C_{gs} = \frac{\frac{1}{2\pi} \sum_k (|Y_{gs}(f_k)|/f_k)^2}{\sum_k \text{Im}(Y_{gs}(f_k))/f_k}$$
- $$C_{ds} = \frac{1}{2\pi} \frac{\sum_k \text{Im}(Y_{ds}(f_k))}{\sum_k f_k}$$
- $$C_{gd} = \frac{1}{2\pi} \frac{\sum_k (|Y_{gd}(f_k)|/f_k)^2}{\sum_k \text{Im}(Y_{gd}(f_k))/f_k}$$

Relations for Curve/data fitting [1]

- $$\omega^2 C_{gd} = \omega |Y_{gd}|^2 / \text{Im}(Y_{gd});$$
- $$\omega^2 C_{gs} = \omega |Y_{gs}|^2 / \text{Im}(Y_{gs});$$
- $$\omega C_{ds} = \text{Im}(Y_{ds})$$

[1] J. Lu, et. Al. *Solid. State. Electron.*, vol. 52, no. 1, pp. 115–120, 2008
 [2] F. Lin and G. Kompa, *IEEE MTT*, vol. 42, no. 7, 1994

Comparison of S-parameters (small signal model)








The
University
Of
Sheffield.

Large signal model


Mapping voltages from the extrinsic to the intrinsic plane




- Intrinsic capacitances obtained from extraction are a function of extrinsic voltages (V_{gs} and V_{ds}).
- Intrinsic parasitics are “re-gridded” to intrinsic gate (V_{gsi}) and drain (V_{dsi}) voltages.

$$V_{dsi} = V_{ds} - (R_d + R_s)I_{ds} - R_s I_{gs}$$

$$V_{gsi} = V_{gs} - (R_g + R_s)I_{gs} - R_s I_{ds}$$



Extrapolation beyond measurement range



- Device cannot be measured for all the gate and drain voltages because device might get damaged due to
 - device oscillations
 - thermal impact.

Cgd and Cgs modelling [1]

Division by charge

$$Q_g = Q_{gs} + Q_{gd}$$

- The reactive gate current (I_g) as

$$I_g = I_s + I_d$$

$$I_s = C_{gs} \frac{dV_{gsi}}{dt} + \frac{\partial Q_{gs}}{\partial V_{gdi}} \frac{dV_{gdi}}{dt}$$

$$I_d = \frac{\partial Q_{gd}}{\partial V_{gsi}} \frac{dV_{gsi}}{dt} + C_{gd} \frac{dV_{gdi}}{dt}$$

Where, $\frac{\partial Q_{gd}}{\partial V_{gs}}$ and $\frac{\partial Q_{gs}}{\partial V_{gd}}$ denote trans-capacitances

- The following is easy to implement in HB simulation

$$I_s = \frac{Q_{gs}(V_{gs} + dV_{gs}, V_{ds} + dV_{ds}) - Q_{gs}(V_{gs}, V_{ds})}{dt}$$

- Difficult to determine trans-caps.
- Could result in charge non-conservation → periodic excitation that conserves Q_g could result in non periodic Q_{gs} and Q_{gd} .

Division by capacitance

- The reactive gate current (I_g) as

$$I_g = I_s + I_d$$

$$I_s = \frac{\partial Q_{gs}}{\partial t} = C_{gs} \frac{dV_{gs}}{dt}$$

$$I_d = \frac{\partial Q_{gd}}{\partial t} = C_{gd} \frac{dV_{gd}}{dt}$$

- For charge conservation $\frac{\partial C_{GS}}{\partial V_{GD}} = \frac{\partial C_{GD}}{\partial V_{GS}}$


- Lack of trans capacitance simplifies modelling.
- Consistent with small signal model.

- Difficult to implement differential with only one variable in HB simulations


$$I_s = \frac{Q_{gs}(V_{gs} + dV_{gs}, V_{ds}) - Q_{gs}(V_{gs}, V_{ds})}{dt}$$

[1] S. Maas, *Nonlinear Microwave and RF circuits*, Artech House 2003

Table based intrinsic device modelling (division by charge)



Small signal equivalent ckt



Large signal equivalent ckt

- I_{ds} , Q_{gs} , Q_{gd} , C_{gs} , C_{gd} , and C_{ds} are read directly from table


$$Q_{gs}(V_{gs}, V_{ds}) = \int_{(V_{gs0}, V_{ds0})}^{(V_{gs}, V_{ds})} C_{gs} dV_{gs} + \int_{(V_{gs0}, V_{ds0})}^{(V_{gs}, V_{ds})} C_{ds} dV_{ds}$$

$$Q_{gd}(V_{gs}, V_{ds}) = \int_{(V_{gs0}, V_{ds0})}^{(V_{gs}, V_{ds})} C_{gd} dV_{gs} + \int_{(V_{gs0}, V_{ds0})}^{(V_{gs}, V_{ds})} (-C_{gd} - C_{ds}) dV_{ds}$$


Approximately models the trans capacitance

Comparison of S-parameters with table based capacitor model

Red: Measurement
Blue: Simulated large signal model.





Forward Transmission, dB



- Hard to debug as it is difficult to separate the impact of Q_{gs} and Q_{gd}
- We think the interpolating spline used to model the capacitor beyond its measured range causes oscillations between the data points, hence nonphysical fluctuations.

Division by capacitance (issue with Cdv/dt)

- Implementation of a capacitor as $C \left(\frac{dv}{dt} \right)$ results in unphysical DC current flowing through capacitor.
- A fix is to use a C block and RF choke to short the DC component \rightarrow results in inaccurate harmonic



Capacitance implementation in HB simulation

- How to implement of the differential with one variable in HB simulation?

$$I_s = \frac{Q_{gs}(V_{gs} + dV_{gs}, V_{ds}) - Q_{gs}(V_{gs}, V_{ds})}{dt}$$

- Capacitor is modelled as a product of functions of gate and drain voltage

$$C_{gs} \propto f(V_{gs})g(V_{ds})$$

- Charge is calculated by integrating with terminal voltage

$$Q_{gs} = g(V_{ds}) \int f(V_{gs}) dV_{gs} = g(V_{ds}) Q_{pgs}(V_{gs})$$

- Capacitance is implemented as

$$I_s = g(V_{ds}) \frac{dQ_{pgs}(V_{gs})}{dt}$$

Multiply the dependence with remote voltage



Differentiate the terminal voltage dependence
→ simply multiply $Q_{pgs}(V_{gs})$ by $j*2\pi f$

Conventional Polynomial model (division by Capacitance)

$$C_{gs} = C_{gs00} + C_{gs10}v_{gs} + C_{gs01}v_{ds} + C_{gs11}v_{gs}v_{ds} + \dots$$



$$C_{gd} = C_{gd00} + C_{gd10}v_{gs} + C_{gd01}v_{ds} + C_{gd11}v_{gs}v_{ds} + \dots$$

- Well-known numerical techniques are available and their derivatives are also devoid of discontinuities
- Suitable for Volterra analysis to understand multiple mixing mechanisms can also be recognized
 - which aids the design of harmonic terminal impedances.




Conventional Polynomial model

- Outside the range of data used to generate the polynomial can result in undesirable behaviour.
- Small variation in the measured data due to noise may result in large changes in the polynomial coefficients → un-realistic derivatives



UoS Capacitor Model (division by capacitance)




- Capacitances are expressed as $C_{gs}(V_{gs}, V_{ds}) = \sum_{n=0}^N f_{gs(n)}(V_{gs})g_{(n)}(V_{ds})$ and $C_{gd}(V_{gs}, V_{gd}) = \sum_{n=0}^N -g_{gd(n)}(V_{gs})g_{(n)}(V_{gs} - V_{gd})$
 - In our implementation, $g_{(n)}(V_{ds}) = \begin{cases} (1 - V_{ds}/V_{dsq})^n & 0 < V_{ds} < V_{dsq} \\ 0 & V_{ds} > V_{dsq} \end{cases}$
 - $g_{(n)}(V_{ds})$ denoted the nth power of RF component of the V_{ds} .
- $f_{gs(n)}(V_{gs})$ and $g_{gd(n)}(V_{gs})$ is obtained from the curve fitting tool in matlab and read from a table in ADS.



Except for these voltages, error is less than 2%


$f_{gs(n)}(V_{gs})$ is linearly extrapolated outside the measured data.

Accuracy of Large signal UoS Model



- Excellent match with S11 and S21 is obtained.

Vgsq=-0.6 V; Vdsq=6 V	Extracted model
$\Delta S_{11}(f_0)$	6.6 %
$\Delta S_{12}(f_0)$	2.2 %
$\Delta S_{21}(f_0)$	22.7 %
$\Delta S_{22}(f_0)$	15%



Summary

- Each of the modelling techniques have deficiencies:
 - **Table based Capacitor models**
 - Easier to implement.
 - Accurately models within the measurement range.
 - **However, interpolating spline can create oscillations between the data points and hence nonphysical fluctuation in the higher order derivatives.**
 - **Empirical model (The propose model)**
 - Higher order derivatives are well defined.
 - Well defined beyond the measurement range.
 - Suitable for Volterra analysis.
 - **less accurate than table based model.**



The
University
Of
Sheffield.

Thank you for your attention