UNIVERSITY OF LEEDS

This is a repository copy of *The Use of Hybrid Modular Multilevel Cascaded Converter for Unbalanced Voltage Condition*.

White Rose Research Online URL for this paper: <u>https://eprints.whiterose.ac.uk/164629/</u>

Version: Accepted Version

Proceedings Paper:

Oghorada, OJK, Huang, H, Zhang, L et al. (4 more authors) (2021) The Use of Hybrid Modular Multilevel Cascaded Converter for Unbalanced Voltage Condition. In: Proceedings of The 10th International Conference on Power Electronics, Machines and Drives (PEMD 2020). The 10th International Conference on Power Electronics, Machines and Drives (PEMD 2020), 15-17 Dec 2020, Online. IEEE , pp. 140-145. ISBN 978-1-83953-542-0

https://doi.org/10.1049/icp.2021.1185

© 2021 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.

Reuse

Items deposited in White Rose Research Online are protected by copyright, with all rights reserved unless indicated otherwise. They may be downloaded and/or printed for private study, or other acts as permitted by national copyright laws. The publisher or other rights holders may allow further reproduction and re-use of the full text version. This is indicated by the licence information on the White Rose Research Online record for the item.

Takedown

If you consider content in White Rose Research Online to be in breach of UK law, please notify us by emailing eprints@whiterose.ac.uk including the URL of the record and the reason for the withdrawal request.



eprints@whiterose.ac.uk https://eprints.whiterose.ac.uk/

THE USE OF HYBRID MODULAR MULTILEVEL CASCADED CONVERTER FOR UNBALANCED VOLTAGE CONDITION

Oghenewvogaga J.K. Oghorada^{1*}, Han Huang², Li Zhang³, Julius O. Uwagboe¹, Matthew Olarewaju¹, Isaac Omeiza¹, Reuben S. Diarah¹

¹Department of Electrical & Information Engineering, Landmark University,Omu-aran, Nigeria ²Department of Electronic & Electrical Engineering, University of Swansea,Swansea, United Kingdom ³School of Electronic & Electrical Engineering, University of Leeds, Leeds, United Kingdom *Oghorada.oghenewvogaga@lmu.edu.ng

Keywords: UNBALANCE VOLTAGE, ZERO SEQUENCE VOLTAGE, HYBRID MMCC, SINGLE STAR BRIDGE CONVERTER, STATIC SYCHRONOUS COMPENSATOR

Abstract

This paper presents a control scheme for the hybrid MMCC using the 5-level flying capacitor converter as sub-module under grid unbalanced voltage condition. The hybrid MMCC is compared with the single star-connected MMCC under voltage sag condition to determine its superiority, in addition to its lower dc capacitor and power semiconductor switch count. The simulation results are provided to validate the hybrid MMCC control scheme and its comparison with the star connected MMCC.

1 Introduction

Single star bridge converter modular multilevel cascaded converter (SSBC-MMCC) using either two-level H-bridge or five-level Flying capacitor converter [1] as sub-modules have been applied for Static Synchronous Compensator (STATCOM) and other grid applications [2]-[7]. With the tremendous advantages of modularity, scalability and low switching losses provided by SSBC-MMCC, the dc capacitor voltage balancing of its sub-modules is a key challenge [2]. Especially under unbalance grid voltage and load condition. This has been addressed by injecting zero-sequence voltage in redistributing the unbalance average active power flowing in the MMCC phase clusters [4]-[7].

The implication of using this MMCC as STATCOM for grid unbalanced condition is that the voltage rating requirement has a direct relationship with the level of either voltage unbalance or current imbalance. Thus more power semiconductor devices are required resulting from more submodules serially connected to meet the desired voltage requirements for proper dc capacitor balancing. This further increases the cost of the converter by requiring more gate drivers. This limitation can be addressed by connecting single-phase sub-module converters or cells with a threephase two-level converter. This hybrid MMCC lowers the semiconductor device and sub-module capacitor count. The topology of hybrid MMCC using three-level H-bridge cell as sub-module has been investigated in [8]-[10]. The hybrid MMCC when applied for grid applications, has used floating capacitors as desources for HVDC transmission [9] and rectification [11] where the capacitors are regulated using PI controllers and hysteresis control respectively. Authors in [9], [11] has applied this for balance grid voltage STATCOM application.

In this paper, a control scheme is presented for the hybrid MMCC operating under both balanced and unbalanced grid voltage condition. The hybrid MMCC considered comprises of the five-level FC converter as sub-module and three-phase two-level converter. The control strategy begins with a power flow analysis. The dc capacitor voltage control is implemented based on [2] comprising of overall, inter-cluster and intra-cluster dc capacitor voltage control with the inclusion of a new control strategy known as the hybrid controller. The unbalance active power flowing in the converter phase clusters is addressed using the zero-sequence voltage injection technique. The hybrid MMCC is also compared against the SSBC under unbalanced grid voltage fault ride through conditions. This hybrid MMCC STATCOM is validated using MATLAB SIMULINK.

2. System Configuration

The system configuration of the hybrid MMCC is shown in Fig. 1, this consist of (k - 1) sub-module cells per phase and a two-level converter. The sub-module dc capacitor voltages are represented as v_{dcmn} , m = a, b, c and n = 1, ..., k - 1 and the two-level converter is v_{dcK} , where the dc capacitor voltage ratio of the sub-module to the two-level converter is 1: Q thus, $v_{dcK} = Qv_{dcmn}$. The grid voltages v_a, v_b, v_c and phase currents i_a, i_b, i_c are represented in dq transformation for both positive and negative sequence components as;



Fig.1: MMCC-Hybrid STATCOM system

Where + and – represent the positive and negative sequence, d and q represent active and reactive axis respectively and ωt is the grid angular frequency.

3. Power Flow Investigation

This is important for the implementation of the control strategy of the hybrid MMCC. This power flow investigation is solely dependent on (1), (2) and the zero-sequence voltage for the sub-modules v_s^0 and two-level converter v_2^0 , which are given as;

$$v_{S}^{0} = V_{S}^{0} \sin(\omega t + \psi_{S}^{0})$$
(3a)
$$v_{S}^{0} = V_{S}^{0} \sin(\omega t + \psi_{S}^{0})$$
(3b)

 $v_2^0 = V_2^0 \sin(\omega t + \psi_2^0)$ (3b) Where V_S^0 , V_2^0 , ψ_S^0 , ψ_2^0 are the magnitude and phase angles of the zero-sequence voltage of the sub-modules and two-level converter. The voltage references of the hybrid MMCC are shared between the sub-modules and two-level converters depending on their dc capacitor voltage utilizations of v_{dcmn} and $0.5v_{dcK}$ respectively.

The cluster power flow in the sub-modules P_{Sm} and two-level converter P_{2m} are given as;

$$P_{Sm} = P_{Sm(1)} + \dots + P_{Sm(k-1)} = \frac{P_S}{A_3} + P_{CSm}$$
(4a)

$$P_{2m} = P_{2m(1)} + \dots + P_{2m(k-1)} = \frac{1}{2} \frac{2}{3} + P_{C2m}$$
(4b)

Where $P_S = P_{Sa} + P_{Sb} + P_{Sc}$, $P_{CSm} = P_{Sm} - \frac{P_S}{3}$ and $P_2 = P_{2a} + P_{2b} + P_{2c}$, $P_{C2m} = P_{2m} - \frac{P_2}{3}$. Thus for the submodule clusters, their phase power P_{Sm} , consist of the balance overall power($\frac{P_S}{3}$), the unbalance active phase power (P_{CSm}) likewise for the two-level converter, the phase power P_{2m} , consist of the balance overall power ($\frac{P_2}{3}$) and the unbalance active phase power(P_{C2m}). The unbalanced phase power in a two-level converter is zero because of the power flow is from one capacitor. Thus the zero-sequence voltage of the two-level converter is zero.

4. Hybrid MMCC Control Scheme

The hybrid MMCC control scheme is shown in Fig. 2. This comprises of the current controller and dc capacitor voltage controller. The dc capacitor voltage controller consists of the overall, cluster, hybrid and individual dc capacitor voltage control.

4.1 Overall control

This controller determines the reference currents needed for the hybrid MMCC current control. These reference currents are given based on balanced positive sequence current (BPSC) as [12];

$$I_{d}^{+*} = \left(k_{p} + \frac{k_{i}}{s}\right)\left(V_{dc}^{*} - V_{dc}\right)$$
(5a)

$$I_q^{+*} = \frac{-2v_d Q_{ref}}{3} \left((V_d^+)^2 + (V_q^+)^2 \right)$$
(5b)

$$I_{d}^{-*} = I_{q}^{-*} = 0$$
(5c)

$$V_{dc} = \left[\frac{\sum_{n=1}^{k-1} (V_{dcan} + V_{dcbn} + V_{dccn})}{3(k-1)} + \frac{V_{dcN}}{Q}\right]$$
(5d)

 I_d^{**} compensates the total power losses of the hybrid MMCC, which is produced by using a PI regulator controlling the error between the dc capacitor voltage reference (V_{dc}^*) and the average dc capacitor voltage (V_{dc}) . Fig. 3 shows the block diagram of the overall dc voltage control. I_q^{+*} Controls the required reactive power Q_{ref} . I_d^{-*} and I_q^{-*} are regulated to be zero. These current references are supplied to the current controller to generate the reference voltages (v_m) which are divided between the sub-modules (v_{sm}) and two-level converters (v_{2m}) .



Fig.4: MMCC-Hybrid STATCOM control scheme

4.2Hybrid controller

This is used to control the active power between the submodules and two-level converter for proper balancing of their dc capacitor voltages. The sub-modules and two-level converter hybrid controller reference voltages are given as;

$$v_{Sm}^{hy*} = \left(k_p^{hy*} + \frac{k_i^{ny*}}{s} \right) (V_{dc} - V_{dcS}) . i_m$$
(6a)

$$v_{2m}^{hy*} = \left(k_p^{hy*} + \frac{k_i^{ny*}}{s} / s\right) (V_{dc} - V_{dc2}). i_m \tag{6b}$$

$$V_{dcS} = \frac{\sum_{n=1}^{k-1} (V_{dcan} + V_{dcbn} + V_{dccn})}{V_{dcN}} / \frac{(6c)}{3(k-1)}$$

$$V_{dc2} = \sqrt[v \, dcN]/Q$$
 (6d)
PI regulators are applied to the error between the average dc

PI regulators are applied to the error between the average dc capacitor voltage (V_{dc}) and the average dc capacitor voltage of the sub-modules (V_{dcS}) , two-level converter (V_{dc2}) and multiplied by phase currents (i_m) to provide (v_{Sm}^{hy*}) and (v_{2m}^{hy*}) respectively.

4.3Cluster power controller

The unbalance active power flow is addressed by the zerosequence voltage. From the hybrid MMCC power investigation, unbalanced active power flow only occurs for sub-modules, not for the two-level converter. Thus, only the sub-modules of the hybrid MMCC require inter-cluster dc capacitor voltage control. Therefore, only the zero-sequence voltage of the sub-modules are determined. The zerosequence voltage for the sub-modules is derived based on [2] below.

The zero-sequence power is expressed as;

$$P_{Csm}^{0} = P_{Csm} - P_{Csm}^{FB} - P_{Csm}^{FB} - P_{Csm}^{FF}$$
(7)
where P is known as the unbelanced phase active power

where P_{Csm} is known as the unbalanced phase active power in the sub-modules are also defined as the feedback terms

 (P_{CSm}^{FB}) while P_{CSm}^{+-} comprises positive and negative sequence voltages are referred to as the feed-forward terms (P_{CSm}^{FF}) . Both P_{CSm}^{FB} and P_{CSm}^{FF} are given as;

$$P_{Csm}^{FB} = \left(k_p^C + \frac{k_i^C}{s}\right) (V_{dcS} - V_{dcSm})$$
(8a)
$$P_{csm}^{FF} = \frac{0.5(k-1)}{s} (V_{csm}^{-1} + V_{csm}^{-1} + V_{csm}^{+1})$$
(8b)

$$P_{Csa}^{I} = \frac{1}{(k-1)+0.5Q} \left(V_d I_d^{I} - V_q^{-} I_q^{-} + V_d^{-} I_d^{-} - V_q^{-} I_q^{-} \right)$$
(8b)
$$P_{Csb}^{FF} = \left(\left(U_{c-1}^{-} + \sqrt{2}U_{c-1}^{-} + U_{c-1}^{-} + U_{c-1}^{-} + U_{c-1}^{-} \right) + \left(\sqrt{2}U_{c-1}^{-} + U_{c-1}^{-} + U_{c-1}^{-} + U_{c-1}^{-} \right)$$
(8b)

$$\frac{0.25(k-1)}{(k-1)+0.5Q} \begin{pmatrix} (-V_d + \sqrt{3}V_q)I_d + (\sqrt{3}V_d + V_q)I_q \\ + (-V_d^+ + \sqrt{3}V_q^+)I_d^- + (\sqrt{3}V_d^+ + V_q^+)I_q^- \end{pmatrix} (8c)$$

$$P_{Csc}^{FF} = \frac{0.25(k-1)}{(k-1)+0.5Q} \begin{pmatrix} (-V_d^- - \sqrt{3}V_q^-)I_d^+ + (-\sqrt{3}V_d^- + V_q^-)I_q \\ + (-V_d^+ - \sqrt{3}V_q^+)I_d^- + (-\sqrt{3}V_d^+ + V_q^+)I_q^- \end{pmatrix} (8d)$$

$$V_{dcsm} = \frac{\sum_{n=1}^{k-1} V_{dcmn}}{I_k} \qquad (8e)$$

Fig. 4 shows the inter-cluster power balancing controller. P_{Csm}^0 are transformed into $\alpha - \beta$ to determine the zero-sequence voltage as;

$$\begin{bmatrix} V_{S}^{0} \sin\psi_{S}^{0} \\ V_{S}^{0} \cos\psi_{S}^{0} \end{bmatrix} = \frac{1}{(I_{d}^{+})^{2} + (I_{q}^{+})^{2} - (I_{d}^{-})^{2}} \begin{bmatrix} I_{d}^{+} - I_{d}^{-} & I_{q}^{+} - I_{q}^{-} \\ -I_{q}^{+} - I_{q}^{-} & I_{d}^{+} + I_{d}^{-} \end{bmatrix} \begin{bmatrix} P_{CS\alpha}^{0} \\ P_{CS\beta}^{0} \end{bmatrix}$$
(9)

4.4Intra-cluster controller

This is implemented to regulate the active power across each sub-module across a particular phase to actualize dc capacitor voltage balancing of each sub-module at that phase cluster. The intra-cluster control for each sub-module at a particular phase (v_{smn}^{in}) is;

$$v_{Smn}^{in} = \left(k_p^{in} + \frac{k_i^{in}}{s} / s\right) (V_{dcSm} - V_{dcmn}). \, i_m \ (10)$$

 v_{Smn}^{in} is generated by passing the difference between the average dc capacitor voltage of the sub-modules in a particular phase cluster and dc capacitor voltage of each sub-module in a similar phase through a *PI* regulator. The output of the *PI* regulator is multiplied by the phase current i_m in other to keep both the voltage command and current in phase. In adding the command references from all the four controllers, the voltage references for the sub-modules (v_{Smn}^{ref}) and two-level converter (v_{Tm}^{ref}) is expressed as;

$$v_{smn}^{ref} = \frac{v_{sm}}{k-1} + \frac{v_{sm}^{hy^*}}{k-1} + \frac{v_s^0}{k-1} + \frac{v_s^0}{k-1} + \frac{v_{smn}^{in}}{(11a)}$$

$$v_{2m}^{ref} = v_{2m} + v_{2m}^{hy^*}$$
(11b)
Both voltage references are modulated using the phase

shifted PWM (PS-PWM) [1] to generate the gate pulses for both sub-modules and two-level converter.

5. Power Flow Investigation Comparison between Hybrid and Single Star Connected MMCC under Unbalance Voltage Condition

To compare between hybrid and SSBC MMCC, the zerosequence voltage magnitude is used as the benchmark. Assuming balance positive sequence currents are injected into the grid, the zero-sequence voltage magnitude for the hybrid (v_S^0) and SSBC [1] (v_0) is calculated using the feedforward terms. The feed-forward terms of the hybrid and SSBC MMCC are related by;

$$P_{Csm}^{+-} = \frac{(k-1)}{(k-1)+0.5Q} P_{Cm}^{+-}$$
(12)

From equation (12), it is seen that as the dc capacitor voltage rating of the two-level converter Qincreases, the zerosequence voltage required to achieve inter-cluster power balancing of the sub-modules dc capacitor decreases. Also, for a given sub-module dc capacitor voltage rating, increase in the number of sub-modules for a fixed rating of a 2-level converter dc capacitor voltage, the required zero-sequence voltage also increases.

This implies two things;

- 1. The zero-sequence voltage v_S^0 of the hybrid MMCC reduces as Q increases.
- 2. The zero-sequence voltage v_s^0 of the hybrid MMCC increases as the number of sub-modules increases.
- 3. The zero-sequence voltage v_s^0 of the hybrid MMCC is less than the zero-sequence voltage v_0 of the SSBC MMCC under unbalanced grid conditions.

6. Simulation Results

To validate the control strategy for the hybrid MMCC, the system configuration shown in Fig. 1 is simulated in MATLAB SIMULINK. The number of sub-modules per phase are k = 1 and dc voltage ratioQ = 2. The system parameters are shown in Table 1. A Phase *a* 30% voltage sag is implemented as the unbalanced voltage condition. Also, the grid is supported by the injection of $Q_{ref} = -50 KVar$ reactive power.

Table 1: System Parameters

Quantity	Symbol	Value
Grid voltage	v	1250V
Grid frequency	f	50Hz
Ac filter inductor	L_{ac}	6mH
Sub-module dc voltage	V_{dc}	800V
Inner capacitor voltage	V_{fc}	400V
2L H-bridge dc voltage	$2V_{dc}$	1600V
dc link capacitor (sub-module)	C_{dc}	1120µF
Inner capacitor	$0.5C_{dc}$	560 µF
dc link capacitor (2L H-bridge)	$2C_{dc}$	2240µF
Carrier frequency (sub-module)	f_s	750Hz
Carrier frequency (2L H-bridge)	$4f_s$	3000Hz

Fig. 5 shows the waveforms of the hybrid MMCC STATCOM, Fig. 5(a) shows the hybrid STATCOM phase currents injected into the grid. Fig. 5(b) shows the sub-modules and two-level converter dc capacitor voltages of the hybrid MMCC. Fig. 5(c) shows the inner capacitor voltages of the five-level flying capacitor voltages. The zero-sequence voltage (v_s^0) for maintaining sub-module dc capacitor voltages are shown in Fig. 5(d).

From Fig. 5(a) the STATCOM currents increases from 24A to 28A during the transition from balanced to unbalanced voltage condition. The current injected to the grid from the hybrid MMCC STATCOM is balanced because the negative sequence currents are kept to be zero. Both sub-modules and two-level converter dc capacitor voltages are maintained at their nominal values as shown in Fig 5(b). Likewise, the inner flying capacitors of the sub-module five-level flying capacitor converters are also maintained within their nominal values as seen in Fig. 5(c). The zero-sequence voltage during the 30% phase a unbalance voltage sag condition increases from 0 to 60V which aids the inter-cluster dc capacitor voltage balancing.



Fig. 4: Inter-cluster power balancing control



Fig. 5: Simulation results of Hybrid-MMCC STATCOM; (a) STATCOM phase currents (b) Capacitor voltages, (c) inner flying capacitor voltages and (d) Zero sequence voltage.



Fig. 6: Simulation results of SSBC-MMCC STATCOM; (a) STATCOM phase currents (b) Capacitor voltages, (c) inner flying
capacitor voltages and (d) Zero sequence voltage.To compare between SSBC-MMCC and hybrid MMCC, k=2
sub-modules are connected per phase. The system parametersof the hybrid MMCC are applied for the SSBC MMCC. The
SSBC is tested under 30% phase a voltage sag. The SSBC-

MMCC STATCOM also injects the same current to the grid as highlighted in Fig. 6(a). Comparing the dc capacitor voltages of the SSBC to the hybrid STATCOM, the hybrid has two capacitors fewer than the SSBC. Also, the voltage variation of the SSBC is ±4% which is higher than the hybrid capacitor voltage variation of ±2.5%. The dc capacitor fluctuations for both configurations are still within the acceptable ±10% tolerance. Fig. 6(d) shows that the zerosequence voltage magnitude that maintains the sub-module capacitor voltages of the MMCC is $V_0 = 120V$ compared to the 60V required by the hybrid counterpart. This test highlights the voltage requirement benefit of using the hybrid MMCC over SSBC-MMCC under unbalance grid voltage application.

7. Conclusion

This paper presents a control scheme in using the hybrid MMCC for grid applications particularly under unbalance voltage condition. This scheme is capable of providing the dc voltage balancing of both the sub-modules and 2-level H-bridge altogether even during grid faults without disturbing the STATCOM operation. The hybrid MMCC is further compared with single star connected MMCC under grid voltage unbalance condition. This analysis highlights the voltage requirement superiority of the hybrid MMCC over the star-connected MMCC. The simulation results are shown, and they validate the effectiveness of the hybrid MMCC for unbalanced voltage condition.

8. References

[1] Oghorada J.K. Oghenewvogaga, et al. "Carrier-based sinusoidal pulse-width modulation techniques for flying capacitor modular multi-level cascaded converter." Heliyon, 2019, 5, (12) e03022.

[2] Oghorada J.K. Oghenewvogaga, and Li Zhang. "Unbalanced and Reactive Load Compensation Using MMCC-Based SATCOMs with Third-Harmonic Injection." IEEE Transactions on Industrial Electronics, 2018, 66, (4), pp 2891-2902.

[3] Huang, Han, Oghorada J.K. Oghenewvogaga, Li Zhang, and B. V. P. Chong. "Harmonics and unbalanced load compensation by a modular multilevel cascaded converter active power conditioner." The Journal of Engineering, 2019,17, pp 3778-3783.

[4] Oghorada J.K. Oghenewvogaga, and Li Zhang. "Analysis of star and delta connected modular multilevel cascaded converter-based STATCOM for load unbalanced compensation." International Journal of Electrical Power & Energy Systems, 2018, 95, pp 341-352.

[5] Oghorada J.K. Oghenewvogaga, C. J. Nwobu, and L. Zhang. "Control of a single-star flying capacitor converter modular multi-level cascaded converter (SSFCC-MMCC) STATCOM for unbalanced load compensation." PEMD (IET), April 2016,pp. 1-6.

[6] Su, Yu-Chen, Ping-Heng Wu, and Po-tai Cheng. "Design and Evaluation of a Control Scheme for the Hybrid Cascaded Converter in Grid Applications." IEEE Transactions on Power Electronics, 2019, 35, (3), pp 3139-3147.

[7] Oghorada J.K. Oghenewvogaga, and Li Zhang. "Control of a Modular Multi-level Converter STATCOM for low

voltage ride-through condition." IECON 2016-42nd Annual Conference of the IEEE Industrial Electronics Society, October 2016, pp. 3691-3696.

[8] Mekhilef, Saad, and Mohamad N. Abdul Kadir. "Novel vector control method for three-stage hybrid cascaded multilevel inverter." IEEE Transactions on Industrial Electronics, 2010, 58, (4), pp 1339-1349.

[9] Zhang, Yushu, Grain Adam, Stephen Finney, and Barry Williams. "Improved pulse-width modulation and capacitor voltage-balancing strategy for a scalable hybrid cascaded multilevel converter." IET Power Electronics, 2013, 6, (4),pp. 783-797.

[10] Su, Yu-Chen, Ping-Heng Wu, and Po-Tai Cheng. "Control of the hybrid cascaded converter under unbalanced conditions." IEEE Energy Conversion Congress and Exposition (ECCE), 2017, pp. 2858-2565.

[11] Felinto, Alan, Cursino B. Jacobina, Edgard LL Fabricio, Victor FMB Melo, and João PRA Mello. "Investigation of power rectifier under non-sinusoidal input based on hybrid multilevel converter." IEEE Energy Conversion Congress and Exposition (ECCE), 2017, pp. 2779-2786.

[12] Teodorescu, Remus, Marco Liserre, and Pedro Rodriguez. Grid converters for photovoltaic and wind power systems. (Vol. 29. John Wiley & Sons, 2011).