This is a repository copy of Hybrid architecture for shallow accumulation mode AlGaAs/GaAs heterostructures with epitaxial gates.

White Rose Research Online URL for this paper:
http://eprints.whiterose.ac.uk/88065/

Version: Accepted Version

Article:

https://doi.org/10.1063/1.4905210

Reuse
Unless indicated otherwise, fulltext items are protected by copyright with all rights reserved. The copyright exception in section 29 of the Copyright, Designs and Patents Act 1988 allows the making of a single copy solely for the purpose of non-commercial research or private study within the limits of fair dealing. The publisher or other rights-holder may allow further reproduction and re-use of this version - refer to the White Rose Research Online record for this item. Where records identify the publisher as the copyright holder, users can verify any specific terms of use on the publisher's website.

Takedown
If you consider content in White Rose Research Online to be in breach of UK law, please notify us by emailing eprints@whiterose.ac.uk including the URL of the record and the reason for the withdrawal request.
Hybrid architecture for shallow accumulation mode AlGaAs/GaAs heterostructures with epitaxial gates.

S. J. MacLeod,1 A. M. See,1 A. R. Hamilton,1, a) I. Farrer,2 D. A. Ritchie,2 J. Ritzmann,3 A. Ludwig,3 and A. D. Wieck3
1) School of Physics, University of New South Wales, Sydney, New South Wales 2052, Australia
2) Cavendish Laboratory, University of Cambridge, Cambridge, CB3 0HE, UK
3) Angewandte Festkörperphysik, Ruhr-Universität Bochum, D-44780 Bochum, Germany
(Dated: 15 December 2014)

Accumulation mode devices with epitaxially grown gates have excellent electrical stability due to the absence of dopant impurities and surface states. We overcome typical fabrication issues associated with epitaxially gated structures (e.g., gate leakage and high contact resistance) by using separate gates to control the electron densities in the Ohmic and Hall bar regions. This hybrid gate architecture opens up a way to make ultrastable nanoscale devices where the separation between the surface gates and the 2D electron gas is small. In this work, we demonstrate hybrid devices made from the same wafer have reproducible electrical characteristics, with identical mobility and density traces over a large range of 2D densities. In addition, thermal cycling does not influence the measured electrical characteristics. As a demonstration of concept, we have fabricated a hybrid single-electron transistor on a shallow (50 nm) AlGaAs/GaAs heterostructure that shows clear Coulomb blockade oscillations in the low temperature conductance.

PACS numbers: 85.35.Gv, 73.63.Kv, 73.23.Hk, 85.30.-z
Keywords: gallium arsenide, accumulation mode, SET, low resistance ohmic contacts

Much attention is focused on modulation doped AlGaAs/GaAs devices which utilize an intentional doping layer to populate the 2D conducting channel. These type of devices are at the center of key experiments in semiconductor spintronics1, qubits2 and many body effects3. However these devices may not be ideal for applications requiring high charge stability or low carrier densities: not only do the remote dopants act as scattering centers (particularly in shallow devices 4), charge motion between dopants is a significant source of noise in quantum devices5–7. Furthermore the surface gates can leak through the doping layer causing additional charge noise8–10. The alternative, accumulation-mode GaAs/AlGaAs heterostructures require a voltage applied to an overall top-gate11,12 to induce carriers into the conduction channel, removing the need for intentional ionized dopants. Accumulation-mode devices are advantageous due to their charge stability13 and robustness under thermal cycling14.

In most accumulation-mode devices the top-gate spans the entire conduction region and slightly overlaps the Ohmic contacts in order to effectively contact, and induces a continuous 2D conducting region. However the close proximity of the contacts to the top-gate can cause electrical shorts between the two15–17. The shorting of the top-gate to the contacts is particularly problematic in shallow semiconductor-insulator-semiconductor field effect transistors (SISFETs)12 in which the top-gate is an in situ, degenerately-doped GaAs cap. In SISFETs a self-aligned Ohmic technique18 is used to isolate the top-gate from the contacts, but despite tight control of the Ohmic fabrication steps, top-gate leakage is still a major issue17. The problem of top-gate leakage is enhanced in shallow devices because the contacts are in close proximity to the in situ top-gate, due to a thinner insulating AlGaAs region. Circumventing the top-gate leakage problem can be done with an alternative architecture whereby a metallic gate replaces the doped-cap. The metallic top-gate is isolated from the contacts by an amorphous dielectric layer in a metal-insulator-semiconductor field effect transistor (MISFET) configuration15,19. Furthermore MISFETs are advantageous because dual-gating is possible by using two metallic gates (with insulating layers in between) to either realize sub-micron features in accumulation-mode devices20–22, or to independently control the accumulation layers near the contacts and in the conducting channel.23,24 The advantages introduced by the MISFET design come at the cost of using an amorphous dielectric which can cause charge noise19,25. Additionally surface states on the wafer can cause scattering even in 300 nm deep devices26.

Here we demonstrate a hybrid device which combines the benefits of the MISFET and SISFET deigns: like MISFETs the hybrid architecture is simple to fabricate with a high yield and the design is compatible with both shallow and deep devices. Like some dual gated MIS

---

a) Electronic mail: Alex.Hamilton@unsw.edu.au
The 2DEG is depicted with thick and thin lines representing the high density of electrons induced near the contacts, and the lower (variable) density of electrons in the 2D conduction channel respectively. (b) A colored optical micrograph of the device is shown here, the conduction channel lies under the doped n+ GaAs top-gate (outlined in black). An insulating dielectric AlOx layer (light green) covers the top-gate isolating the top-gate from the metallic Ohmic gates which sit on top (colored orange). The dark blue box shows the location of one of the Ohmic contacts which lie under the Ohmic gates and dielectric. The bonding pads are shown in gold.

The behavior of the contact and channel resistances are first characterized at 4 K in a dc dip station using standard four-terminal ac lockin techniques, with an excitation voltage of 100 μV. The hybrid device operates by applying a fixed voltage to the Ohmic gates (VQ = 2.5 V) to minimize the contact resistance. The resistance of the 2D channel is controlled by applying a separate voltage bias to the in situ top-gate (VTG) and the maximum top-gate voltage (VTG,max) is chosen so that the leakage current between the Ohmic contacts and top-gate is ≤ 10 pA (the resolution limit of the Source Measure Unit SMU) when VQ = 2.5 V. For the deep device VTG,max = 1 V and for the shallow device VTG,max = 0.5 V.

Figure 2 is a plot of the two-terminal (R2T), four-terminal (R4T), and contact resistance, measured with a fixed voltage to the Ohmic gates (VQ = 2.5 V) varying the top-gate voltage (VTG). The inset shows the two-terminal conductance versus the voltage applied to the top-gate (VTG) is shown for the 160 nm deep device. A constant voltage is applied to the Ohmic gates (VQ = 2.5 V) while VTG is varied. The contact resistance is independent of VTG. Inset: two-terminal conductance versus VQ for one of the 160 nm deep devices when the top-gate is held fixed at VTG = 1 V. The ohmic gates can ‘turn off’ the channel independently of the top-gate.
terminal \((R_{IT})\) and contact \((R_C)\) resistances for the deep device 107B, and are representative of the traces obtained for other deep and shallow devices. Independent control of the channel resistance and contact resistance are evident in the dependence of \(R_C\) and \(R_{IT}\) on the top-gate voltage as the contact resistance is flat over a large range of top-gate voltages (the small upturn at low \(V_{TG}\) is probably an artifact of subtracting two large numbers \(R_{IT}\) and \(R_{2T}\) to get \(R_C\)). The channel resistance however, is dependent upon the top-gate voltage and decreases as \(V_{TG}\) increases. The two terminal resistance is the sum of all resistances from the source to the drain ohmics and follows a trend reflecting the sum of \(R_{IT}\) and \(R_C\) as expected. Independent control of the Ohmic gate is demonstrated in the inset to Figure 2, here the top-gate bias is fixed at \(V_{TG} = 1\) V while \(V_Q\) is swept from 2.5 V down to 1 V. Although the channel is conducting when \(V_{TG} = 1\) V, as \(V_Q\) is reduced \(R_C\) increases correspondingly, until it comes to dominate the total resistance between the source and drain, resulting in the two-terminal conductance decreasing to zero.

The 2D electron density \((n_s)\) and mobility \((\mu)\) are measured at low temperatures in a \(^3\)He cryostat with a base temperature of 229 mK. The electron density is extracted from the slope of the Hall trace\(^{30}\) at low magnetic field and is linearly dependent on \(V_{TG}\) as shown in Figure 3. The linear dependence of \(n_s\) is explained by relating the top-gate and 2D conducting channel as a simple parallel plate capacitor: \(n_s = C_g(V_{TG} - V_0)/e\) where \(C_g\) is the parallel capacitance between the top-gate and the 2D channel, and \(V_0\) is the gate bias at which \(n_s = 0\). Both \(C_g\) and \(V_0\) should be the same for all devices made from the same wafer. However if any charge accumulates between the gate and the channel over time, or between thermal cycles this will be reflected as a shift up or down in the \(n_s\) versus \(V_{TG}\) traces\(^{31}\), and will result in different values of \(V_0\). In MISFET devices, variations in charge trapped at the dielectric-GaAs interface can cause variations in \(V_0\) from one cool down to the next.

However in SISFET structures the variation in \(V_0\) should be much smaller as only the reconfiguration of a (small) number of charges in the undoped AlGaAs can affect \(V_0\). For each of the deep devices measured, with one device being measured on two separate cool-downs from room-temperature, all of the density traces lie on top of each other indicating any variation in charge trapped in the dielectric layer or elsewhere is not interfering with the applied gate potential in any of the deep devices measured. Lines of best fit for the 160 nm deep devices are \(n_s = \{(3.08, 3.09, 3.16, 3.10, 3.14) \times 10^{11}\text{cm}^{-2}/\text{V}\} V_{TG} - \{(0.49, 0.48, 0.50, 0.49, 0.51)\} \times 10^{11}\text{cm}^{-2}\) for devices 107A, 107B (first cooldown), 107B (after thermal cycling), HB07 and HB09 respectively. The \(y\)-intercept \(b\) is proportional to \(V_0\), from the average \(b\) we calculate \(V_0 = 0.13\pm0.001\text{V}\). The 1 mV error is less than the stability of the source meter unit\(^{34}\) used to bias the top-gate. The electron density of the shallow device HB08 was varied over the range \(9.86 \times 10^{10}\text{cm}^{-2}\) to \(4.44 \times 10^{11}\text{cm}^{-2}\), with a line of best fit \(n_s = (-0.40+9.86V_{TG})\times10^{11}\text{cm}^{-2}\). The line of best fit to the density for the shallow 50 nm device has a gradient \(\sim 3\) times larger than that of the deep device as expected since the top-gate of the shallow 50 nm device is \(\sim 3\) times closer to the 2DEG than the deep device.

Figure 4 shows the density dependent mobility for each of the devices measured. The mobility traces are highly reproducible, they lie on top of each other for devices made from the same wafer, and are stable when the devices are thermal cycled. We investigate the dominant scattering mechanism in the 2DEG by fitting a power-law exponent to the \(\mu\) versus \(n_s\) traces\(^4\) \((\mu \propto n_s^{\alpha})\). The 160 nm device has \(\alpha = 1.1\), suggesting background impurities limit the mobility\(^4\). Detailed transport modeling\(^{26}\) confirms a higher level of background impurities in the shallow 50 nm wafer\(^{35}\) explaining the lower mobility. The deep (160 nm) and shallow (50 nm) devices are grown in different MBE chambers with different impurity concentrations, which is why they have different mobilities.

Accumulation-mode devices, with reproducible transport properties and low \(R_c\) at low \(n_s\) are promising candidates to study the effects of disorder and interactions in the low density regime\(^{36}\), where interactions are strongest. Indeed Figs. 4 (b) to (d) show clean, symmetric Shubnikov de Haas (SdH) oscillations for low and high electron densities in both shallow and deep devices, indicating there is no parallel conduction, and the clean traces down to low density for the deep device show the ohmic resistance is not dominating the \(\rho_{xx}\) traces.

Clean, symmetric SdH are shown in Fig. 4(d) for the lowest measured density \((n_s = 1.2 \times 10^{10}\text{cm}^{-2})\) in the deep device HB08. Such low density SdH are possible due to the ohmic resistance remaining constant so that the operating range of the device is limited by the intrinsic properties of the conducting channel and not the resistance of the ohmic contacts. Indeed the SdH remain smooth as the sample undergoes a transition from quantum Hall liquid to insulator\(^{37}\) at \(B = \pm0.5\text{T} (\nu \lesssim 1)\),

![FIG. 3. (Color online) Electron density versus top-gate voltage for four deep devices and one shallow device. The density is identical for four different deep devices, and between thermal cycles both shallow and deep devices have reproducible density traces. The dashed and solid lines are lines of best fit for the shallow and deep devices respectively.](image-url)
The QD is defined by etching the QD is fabricated with the hybrid architecture (see Fig. 5). The resistance. Here we demonstrate a quantum dot (QD) SISFET devices are retained by hybrid devices, with the central dot region and right QPC in series, as shown inset to Fig. 5. The quantum dot and adjacent 2DEG reservoirs are populated using the top-gate, and the quantum point contacts at each end are used to control the tunnel barriers. Figure 5 shows a series of Coulomb blockade oscillations when the bottom plunger gate is used to tune the dot occupancy. Coulomb blockade oscillations are manifested in the two terminal conductance $g$ with clear zeros in $g$ either side of the last peak (marked with a * in Fig. 5).

In summary, a hybrid architecture is presented for both deep and shallow AlGaAs/GaAs heterostructures, which use both a metallic and an in situ epitaxial gate. Reproducible transport measurements demonstrate the devices are highly stable with measurements limited by the intrinsic properties of the wafer and not by the contact resistance. Furthermore we demonstrate nanostructures can be integrated into the hybrid architecture.

The authors would like to thank K. Das, Gupta for helpful discussions. This project is supported by the Australian Government under the Australia-India Strategic Research Fund and by the Australian Research Council (ARC) DP scheme. A.R.H. acknowledges an ARC Outstanding Researcher Award. Devices were fabricated using the facilities at the NSW Node of the Australian National Fabrication Facility (ANFF). J.R., A.L. and A.D.W. acknowledge support from Mercur Pr-2013-0001, BMBF - Q.com-H 16KIS0109, and DFH/UFA CDFA-05-06.

FIG. 5. A plot of the two-terminal conductance $g$ versus plunger gate voltage $V_{PG}$ of a quantum dot device made with the hybrid architecture. Measurement were performed with $V_L = -0.34$ V, $V_R = -0.28$ V, $V_{TG} = 1.2$ V, $V_{OG} = 2.5$ V at $T = 40$ mK with an ac excitation of 30 $\mu$V. A SEM image of the device is shown as an inset with a scale bar of 500 nm.
Using a parallel plate capacitor model the density can be written as:

\[ n_\ell = \epsilon_r \epsilon_0 (V_{TC} - V_0)/ed \]

Here the dielectric constant for GaAs is \( \epsilon_r = 12.7 \), \( \epsilon \) is the charge of an electron and \( d = 185 \) nm is the distance from the 2DEG to the top gate for the deep 160 nm device. The y-intercept \( b = \epsilon_r \epsilon_0 V_0/ed \).


Reference [27] describes the model and fitting parameters used. The 50 nm (160 nm) device is fit using a background impurity density in the AlGaAs layer of \( N_{AlGaAs} = 7.8 \times 10^{20} \) m\(^{-3} \) and a thickness \( d_{AlGaAs} = 50 \) (160) nm; \( N_{GaAs} = 2.6 \times 10^{20} \) m\(^{-3} \) in the GaAs buffer layer (\( d_{GaAs} = 1 \mu m \) for both devices); the surface charge density is set to zero in both cases and the interface roughness parameters are \( \Lambda = 1.4 (1.25) \) nm (correlation length) and \( \Delta = 2.8 (2.5) \) Å (roughness amplitude).

Reference [28] describes the model and fitting parameters used. The 50 nm (160 nm) device is fit using a background impurity density in the AlGaAs layer of \( N_{AlGaAs} = 7.8 \times 10^{20} \) m\(^{-3} \) and a thickness \( d_{AlGaAs} = 50 \) (160) nm; \( N_{GaAs} = 2.6 \times 10^{20} \) m\(^{-3} \) in the GaAs buffer layer (\( d_{GaAs} = 1 \mu m \) for both devices); the surface charge density is set to zero in both cases and the interface roughness parameters are \( \Lambda = 1.4 (1.25) \) nm (correlation length) and \( \Delta = 2.8 (2.5) \) Å (roughness amplitude).

Reference [29] describes the model and fitting parameters used. The 50 nm (160 nm) device is fit using a background impurity density in the AlGaAs layer of \( N_{AlGaAs} = 7.8 \times 10^{20} \) m\(^{-3} \) and a thickness \( d_{AlGaAs} = 50 \) (160) nm; \( N_{GaAs} = 2.6 \times 10^{20} \) m\(^{-3} \) in the GaAs buffer layer (\( d_{GaAs} = 1 \mu m \) for both devices); the surface charge density is set to zero in both cases and the interface roughness parameters are \( \Lambda = 1.4 (1.25) \) nm (correlation length) and \( \Delta = 2.8 (2.5) \) Å (roughness amplitude).

Reference [30] describes the model and fitting parameters used. The 50 nm (160 nm) device is fit using a background impurity density in the AlGaAs layer of \( N_{AlGaAs} = 7.8 \times 10^{20} \) m\(^{-3} \) and a thickness \( d_{AlGaAs} = 50 \) (160) nm; \( N_{GaAs} = 2.6 \times 10^{20} \) m\(^{-3} \) in the GaAs buffer layer (\( d_{GaAs} = 1 \mu m \) for both devices); the surface charge density is set to zero in both cases and the interface roughness parameters are \( \Lambda = 1.4 (1.25) \) nm (correlation length) and \( \Delta = 2.8 (2.5) \) Å (roughness amplitude).