This is a repository copy of Design Optimization of High Frequency Transformer for Dual Active Bridge DC-DC Converter.

White Rose Research Online URL for this paper:
http://eprints.whiterose.ac.uk/80146/

Version: Accepted Version

Proceedings Paper:

https://doi.org/10.1109/ICElMach.2012.6350205

© 2012 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other users, including reprinting/ republishing this material for advertising or promotional purposes, creating new collective works for resale or redistribution to servers or lists, or reuse of any copyrighted components of this work in other works

Reuse
Unless indicated otherwise, fulltext items are protected by copyright with all rights reserved. The copyright exception in section 29 of the Copyright, Designs and Patents Act 1988 allows the making of a single copy solely for the purpose of non-commercial research or private study within the limits of fair dealing. The publisher or other rights-holder may allow further reproduction and re-use of this version - refer to the White Rose Research Online record for this item. Where records identify the publisher as the copyright holder, users can verify any specific terms of use on the publisher's website.

Takedown
If you consider content in White Rose Research Online to be in breach of UK law, please notify us by emailing eprints@whiterose.ac.uk including the URL of the record and the reason for the withdrawal request.
Design Optimization of High Frequency Transformer for Dual Active Bridge DC-DC Converter

K. D. Hoang and J. Wang

Abstract — This paper presents a design optimization procedure for high frequency transformer (HFT) employed in bidirectional dual active bridge (DAB) isolated DC-DC converter. It is shown that leakage inductance, phase-shifted angle, skin and proximity effects have to be taken into account together with the HFT voltage-ampere rating to minimize total losses. It is also demonstrated that the leakage inductance required for zero voltage switching operation can be realized under the proposed design procedure without employing extra inductor. The proposed design methodology is experimentally validated by measurements on a prototype HFT.

Index Terms—AC losses, converter losses, design optimization, dual active bridge DC-DC converter, eddy current effects, high frequency transformer, Litz-wire, MOSFET, zero voltage switching operation.

I. INTRODUCTION

RECENTLY, investigations in high-power DC-DC conversion have been significantly increased due to its essential role in electric vehicle applications and battery based energy storage systems [1], [2]. Among DC-DC converter topologies, bidirectional dual active bridge (DAB) isolated DC-DC converter [3], [4] shown in Fig. 1(a) is often considered as a preferred candidate for such applications because of its advantages on galvanic isolation, switching loss reduction, electromagnetic interference (EMI) improvement, and efficiency gain. Generally, this topology consists of two voltage source active bridges linked by a galvanically isolated high-frequency transformer (HFT). Each bridge is controlled to produce a high-frequency square wave voltage at its transformer terminals and the power flow from one DC source to the other is regulated via appropriately controlling the phase-shifted angle between these two square wave voltages [4].

It is desirable for a DAB isolated DC-DC converter to operate at a high switching frequency to achieve high-power density and light-weight. However, it is essential that soft-switching techniques with zero or low switching losses are employed. In [4], it was demonstrated that leakage inductance value of the isolated HFT needs to be carefully selected for zero voltage switching (ZVS). As leakage inductance under the HFT design is normally minimized for conducting loss reduction, additional inductors were utilized [4] which results in increase in HFT size and weight.

On the other hand, based on the primary referred equivalent circuit of the DAB isolated DC-DC converter shown in Fig. 1(b) [3], it is evident that the power transfer via the HFT in the DC-DC converter relies on both its leakage inductance and the phase-shifted angle between its terminal square wave voltages. As a result, there is always a trade-off between the leakage inductance and the phase-shifted angle when maximizing the power conversion.

Additionally, at high switching frequency, high AC losses in the HFT windings are inevitable due to the skin-and proximity-effects [5], [6], and [7]. The leakage inductance and the magnitude of the AC loss are influenced by the transformer geometry and winding layout. Therefore, the leakage inductance, phase-shifted angle, and the skin and proximity effects need to be taken into consideration in the HFT design procedure for minimizing electrical losses.

In [8], [9], [10], [11], and [12], design procedures for high frequency transformer (HFT) were presented. However, all these proposed methods start with the core dimensions being determined based on voltage-ampere (VA) rating of the transformer. The winding arrangement based on selected core dimensions is subsequently suggested. As a result, the influence of leakage inductance and phase-shifted angle on the design are neglected under these conventional design methodologies.

This paper presents a design optimization procedure for HFT which takes into consideration the leakage inductance, phase-shifted angle, skin and proximity effects for minimizing total losses of DAB isolated DC-DC converter. The proposed design method is experimentally validated by measurements on a prototype HFT.
II. PRINCIPLES OF DAB DC-DC CONVERTER OPERATION

A. Operation of DAB DC-DC Converter

Fig. 2. Idealized operating waveforms for DAB DC-DC converter [3]; $\omega$ is the angular frequency; $\delta$ is the current zero-crossing angle; and $\phi$ is the phase-shifted angle.

TABLE I  CONDUCTION MODE OF DAB DC-DC CONVERTER

<table>
<thead>
<tr>
<th>0 &lt; $\theta$ ≤ $\delta$</th>
<th>$\delta$ &lt; $\theta$ ≤ $\phi$</th>
<th>$\phi$ &lt; $\theta$ ≤ $\pi$</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bridge 1</td>
<td>Bridge 2</td>
<td>Bridge 1</td>
</tr>
<tr>
<td>$D_{1-2}$</td>
<td>$D_{2-3}$</td>
<td>$M_{1-14}$</td>
</tr>
</tbody>
</table>

Assuming that the power is transferred from bridge 1 to bridge 2 as denoted in Fig. 1(b), idealized operating waveforms and conduction mode of a DAB isolated DC-DC converter [3] can be illustrated in Fig. 2 and Table 1, respectively. Based on these operating waveforms, instantaneous value of HFT current, $i_{\text{HFT}} = i(\theta)$, can be computed from the current slope associated with the conducting modes $A = \frac{V_i + V'_i}{\omega L_{\text{Rk}}}$; $B = \frac{V_i - V'_i}{\omega L_{\text{Rk}}}$ as follows.

For 0 < $\theta$ ≤ $\delta$ (mode 1)

\[ i(\theta) = A\theta + I_i \]

\[ I_{\text{rms1}} = \frac{1}{2\pi} \left( \frac{A^2}{3} \theta^3 + AI_i \theta^2 + I_i \theta \right) \]

For $\delta$ < $\theta$ ≤ $\phi$ (mode 2)

\[ i(\theta) = A(\theta - \delta) \]

\[ I_{\text{rms2}} = \frac{1}{2\pi} \left[ \frac{A^2}{3} (\phi^3 - \delta^3) - A^2 \phi \delta (\phi - \delta) \right] \]

For $\phi$ < $\theta$ ≤ $\pi$ (mode 3)

\[ i(\theta) = B(\theta - \phi) + I_i \]

\[ I_{\text{rms3}} = \frac{1}{2\pi} \left( \frac{2B^2}{3} (\pi^3 - \phi^3) + (I_i - B)(\pi - \phi)(I_i + \pi B) \right) \]

where $d$ is the conversion ratio; $i(\theta)$ is the instantaneous HFT current at the angular $\theta$; $I_i$ and $I_e$ is, respectively, the HFT current at $\theta = 0$ and $\theta = \pi$; $I_{\text{av1}}$ and $I_{\text{rms1}}$ is, respectively, the average and rms values of HFT current associated with the $i$th conduction mode; $I_{\text{rms2}}$ is the total rms value of HFT current; $L_{\text{Rk}}$ is the leakage inductance; $N$ is the turn ratio; $n_1$ and $n_2$ is, respectively, the primary turn number and secondary turn number; $P_{\text{RMS}}$ is the transferred power; $V_i$ and $V'_i$ is, respectively, the primary voltage value and secondary voltage referred primary.

Zero voltage switching occurs when an active switch in the DAB is turned on while its anti-parallel diode is free-wheeling. Thus the condition for ZVS operation is given by:

\[ I_o < 0; I_i > 0 \]

B. Conduction and Switching Losses of DAB DC-DC Converter

Due to its fast switching characteristics, MOSFET is often selected for DAB isolated DC-DC converters. According to [9] and [13], the conduction and switching losses of one MOSFET device of the converter can be expressed as:

For 0 < $\theta$ ≤ $\delta$ (mode 1)

\[ P_{\text{D1}} = V_i I_{\text{F1AV}} + R_{D1} I_{\text{F1AV}}^2 + E_{\text{off1}} \]

\[ P_{\text{D2}} = V_i I_{\text{F2AV}} + R_{D2} I_{\text{F2AV}}^2 + E_{\text{off2}} \]

For $\delta$ < $\theta$ ≤ $\phi$ (mode 2)

\[ P_{\text{M12}} = R_M I_{\text{M12}} + E_{\text{M12}} \]

\[ P_{\text{M22}} = R_M I_{\text{M22}} \]

For $\phi$ < $\theta$ ≤ $\pi$ (mode 3)

\[ P_{\text{M13}} = R_M I_{\text{M13}} \]

\[ P_{\text{D13}} = V_i I_{\text{F1AV}} + R_{D1} I_{\text{F1AV}}^2 + E_{\text{off1}} \]

\[ E_{\text{loss}} = \left( \frac{t_f + t_u}{2} \right) I_{\text{DISC1}} \]

\[ E_{\text{loss}} = \left( \frac{t_f + t_u}{2} \right) I_{\text{DISC2}} \]

\[ E_{\text{loss}} = \left( \frac{t_f + t_u}{2} \right) I_{\text{DISC3}} \]

where $E_{\text{Rms}}$ is the reverse recovery charge energy of free-wheeling diode; $E_{\text{M12}}$ and $E_{\text{M13}}$ is, respectively, the switch-
on and switch-off energy of the MOSFET; \(I_{on}\) is the switching frequency; \(I_{off}\) and \(I_{on}\) is, respectively, the average and rms forward current of the free-wheeling diode; \(I_{on}\) and \(I_{off}\) is, respectively, the MOSFT current at on-state and off-state; \(I_{on}\) is the rms value of the MOSFT current; \(P_D\) and \(P_M\) is, respectively, the switching losses of the free-wheeling diode and MOSFT; \(P_{Loss}\) is the total conduction and switching losses; \(Q_{o}\) is the reverse recovery charge; \(R_D\) and \(R_H\) is, respectively, the free-wheeling diode and the MOSFT on-state resistance; \(t_{on}, t_{off}, t_{rs}, t_{rr}\) is, respectively, the MOSFT current and voltage rise-time and fall-time; \(V_D\) is the freewheeling diode forward voltage drop; \(V_{DSon}\) and \(V_{DSoff}\) is, respectively, the MOSFT Drain-Source voltage at on-state and off-state.

For completeness, aforementioned definitions for switching loss calculation are diagrammatically represented in Fig. 3 [13]. Appropriate currents expressed in (1) to (11) are employed to compute the converter conduction and switching losses. It is worth noting that for the ZVS operation, \(E_{DSon}\) and \(E_{DSoff}\) become zero.

\[
\begin{align*}
P_{C} &= I_{on}V_{DSon} + I_{off}V_{DSoff} + \frac{1}{2}I_{on}^2R_D + \frac{1}{2}I_{off}^2R_H + \frac{1}{2}I_{on}^2t_{on}V_D + \frac{1}{2}I_{off}^2t_{off}V_D + I_{on}t_{rs}Q_{o} \\
P_{S} &= \frac{1}{2}I_{on}^2t_{on}V_D + \frac{1}{2}I_{off}^2t_{off}V_D + I_{on}t_{rs}Q_{o} \\
P_{Loss} &= P_{C} + P_{S} \\
E_{DSon} &= I_{on}V_{DSon} + \frac{1}{2}I_{on}^2t_{on}V_D + \frac{1}{2}I_{on}^2t_{rs}Q_{o} \\
E_{DSoff} &= I_{off}V_{DSoff} + \frac{1}{2}I_{off}^2t_{off}V_D + \frac{1}{2}I_{off}^2t_{rs}Q_{o} \\
\end{align*}
\]

Fig. 3. Switching losses of power MOSFET [13].

In the next section, the conduction and switching loss model is utilized for optimizing HFT design with particular emphasis on minimizing the total losses in the HFT and DAB.

### III. OPTIMIZED HFT DESIGN

The objective of the HFT design is to find the optimal values of the leakage inductance, phase-shifted angle, core dimensions, turn ratio, and winding information in order to minimize the total converter losses, \(P_{C,Loss}\) (conduction and switching losses, winding losses, and core losses) of the DAB isolated DC-DC converter. Normally, for high switching frequency applications, ferrite core should be selected to eliminate eddy current loss in the core [14]. The design specification of the HFT is shown in Table II. The output voltage range from 90V to 140V corresponds to the variation of battery voltage when the converter is used as a bidirectional battery charger. The chosen switching device is a power MOSFET (STW55NM60ND) which is recommended for bridge topologies, in particular, ZVS phase-shifted converters [15]. The design process can be categorized into 4 steps as follows.

<table>
<thead>
<tr>
<th>Output power</th>
<th>2.2kW</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input voltage</td>
<td>380V</td>
</tr>
<tr>
<td>Output voltage</td>
<td>90-140V</td>
</tr>
<tr>
<td>Nominal output voltage</td>
<td>120V</td>
</tr>
<tr>
<td>Switching frequency</td>
<td>40kHz</td>
</tr>
<tr>
<td>Flux density in the core, Bmax</td>
<td>0.25T</td>
</tr>
<tr>
<td>Switching device</td>
<td>STW55NM60ND [15]</td>
</tr>
</tbody>
</table>

#### A. Step 1: Optimal Phase-shifted Angle

The phase-shifted angle of the DAB isolated DC-DC converter varies from 0 to 90 degrees [4], Fig. 2. Therefore, for the given design specification \(P_D = 2.2kW, V_1 = 380V, \) and \(f_s = 40kHz\), the phase-shifted angle \(\phi\) is varied from 0 to 90 degrees to minimize HFT current associated with a given output voltage. Since the output voltage varies from 90V to 140V, which corresponds to the conversion ratio \(d\) varies from 0.8 to 1.5. For each value of \(\phi\), the resultant leakage inductance for the power transfer and the HFT current are computed, respectively, using (12) and (10).

Fig. 4(a) shows that a phase-shifted angle around 30 degrees can result in minimum HFT current for a full-range conversion ratio from 0.8 to 1.5. Fig. 4(b) illustrates the variation of the leakage inductance from 90\(\mu\)H to 170\(\mu\)H when \(d\) varies from 0.8 to 1.5 for the phase-shifted angle of 30 degrees.

#### B. Step 2: Optimal Leakage Inductance and Conversion Ratio

In step 2, for a given leakage inductance value between 90\(\mu\)H and 170\(\mu\)H, \(P_D = 2.2kW, V_1 = 380V, \) and \(f_s = 40kHz\), the variations of phase-shifted angle, HFT current, and ZVS operation range with the conversion ratio \(d\) (0.8–1.5) are investigated according to (12), (10), and (14).
Fig. 5(a) shows that when the leakage inductance is around \(90 \mu\)H, the HFT current becomes minimum for a conversion ratio of 1.07. Fig. 5(b) shows that the phase-shifted angle associated with \(L_{\text{a}} = 90 \mu\)H and \(d = 1.07\) is around 22 degrees, whilst Fig. 5(c) illustrates the ZVS operation range, where “1” indicates ZVS, and “0” otherwise. It can be seen that \(d = 1.07\) satisfies the ZVS requirement for the design specification given in Table II.

\[
\phi(\text{degrees}) = \arctan\left(\frac{L_{\text{a}}}{I_{\text{f}}}ight)
\]

\[
L_{\text{a}} = M_{\text{L}} = \frac{\mu_0 n_i^2 I_{\text{f}}}{b}
\]

\[
B_{\text{max}} = \Delta B = \frac{V_I}{4A_{\text{core}}f_n}
\]

where \(A_{\text{core}}\) is the core area; \(MLT\) is the mean-length per turn which is estimated by assuming that bobbin occupies 20% of window area.

\[
A_{\text{core}} = d_1 a; MLT = 2(a + d_f) + 0.8(b + 2\pi)
\]

It is worth noting that the top-bottom winding arrangement is chosen for the designed HFT in order to maximize the attainable leakage inductance [16].

C. Step 3: Optimal Core Dimensions

In this step, core dimensions are optimized for minimum HFT weight and electrical losses with \(P_O = 2.2\)kW; \(L_{\text{a}} = 90 \mu\)H; \(d = 1.07\); and \(\phi = 22\) degrees.

Assuming the chosen core is an EE ferrite core with dimensions shown in Fig. 6, the leakage inductance and maximum flux density, \(B_{\text{max}}\), can be computed by [9]:

\[
L_{\text{a}} = \frac{1}{3} \mu_0 n_i^2 M_{\text{L}} \frac{h}{b}
\]

\[
B_{\text{max}} = \Delta B = \frac{V_I}{4A_{\text{core}}f_n n_i}
\]

where \(A_{\text{core}}\) is the core area; \(MLT\) is the mean-length per turn which is estimated by assuming that bobbin occupies 20% of window area.

\[
A_{\text{core}} = d_1 a; MLT = 2(a + d_f) + 0.8(b + 2\pi)
\]

By defining two factors \(K_1\) and \(K_2\) as

\[
K_1 = \frac{d_f}{a}; K_2 = \frac{h}{b}
\]

Substituting (28) into (25) and (26) gives

\[
n_i K_1 a^2 4B_{\text{max}} f_s = V_I
\]

\[
n_i^2 \mu_0 K_2 MLT = 3L_{\text{a}}
\]

In addition, the relation between the core window area, \(A_w\), and the primary conductor area [9] can be expressed as

\[
A_w = K_1 h^2 = n_i^2 \frac{2}{K_2} \frac{I_{\text{f, max}}}{J_{\text{max}}}
\]

where \(k_f\) is the filling factor chosen as 0.3 for Litz-wire and \(J_{\text{max}}\) is the current density given as 5.5 A.m\(^{-2}\) according to the thermal dissipation [9].

Equations (29), (30), and (31) can be used to study the optimized core dimensions for minimizing both core weight, \(C_w\), and winding weight, \(W_w\).

\[
C_w = \rho_f C_v = \rho_f a K_2 [2(a + b)(a + K_2 b) - 2K_2 b^2]
\]

\[
W_w = \rho_{C_2} K_2 A_w MLT
\]

where \(\rho_f\) and \(\rho_{C_2}\) is, respectively, the ferrite mass density and copper mass density; \(C_v\) is the core volume.

Fig. 7 shows the variations of the core weight, the winding weight, and the total HFT weight \((T_w = C_w + W_w)\) with \(a\) for \(K_1 = 0.5\) and 3. As can be seen, minimum total HFT weight can be achieved when \(a\) is between 10mm and 23mm. Fig. 8 shows variations of the other core dimensions, \(b\) and \(K_2\), the mean length per turn, \(MLT\), and the number of turns of primary winding \(n_1\) with \(a\) and \(K_1\).
When an optimal $\alpha$ for a given $K_1$ which minimize the total HFT losses can be determined, then the other dimensions, MLT and $n_1$ are found from Fig. 8.

Further, optimal round Litz-wire design needs to be determined to minimize the total winding losses. According to [17] and [18], optimal number of Litz-wire strands should be chosen to have its AC resistance, $R_{AC}$, being around 2 times of its DC resistance. This optimal AC resistance in per unit length can be computed as follows:

$$\beta = -2.4128d^2 + 1.5113d + 0.3535$$ (34)

$$\delta_s = \frac{0.075}{\sqrt{\beta_s}}; d_0 = \sqrt{-b_0 + \sqrt{b_0^2 + 12\delta_s^2}}$$ (35)

$$b_1 = \frac{\pi^2 \beta^2}{24} (16m^2 - 1 + \frac{24}{\pi^2})d^2$$ (36)

Further, optimal round Litz-wire design needs to be determined to have its AC resistance, $R_{AC}$, being around 2 times of its DC resistance. This optimal AC resistance in per unit length can be computed as follows:

$$\zeta = 4 \left[ \frac{3}{\pi^2 n_0 \beta} \left( 1 + \frac{1}{1 + 24 \left[ 1 + \frac{24}{\pi^2} \right]} \right) \right]$$ (37)

$$\psi_1(\zeta) = 2\sqrt{2} \left( \frac{1}{\zeta} + \frac{1}{3} \zeta^3 - \frac{1}{3} \frac{1}{2\pi \zeta^5} \right)$$ (38)

$$\psi_2(\zeta) = \frac{1}{\sqrt{2}} \left( -\frac{1}{2\pi \zeta^3} + \frac{1}{2\pi \zeta^7} \right)$$ (39)

$$R_{AC} = \frac{\sqrt{2} \rho_{Cu} n_0 \beta}{\pi \delta m_0 \delta} \frac{(\psi_1(\zeta) - \frac{\pi^2 n_0 \beta}{24} (16m^2 - 1 + \frac{24}{\pi^2} \psi_2(\zeta))}{(40)}$$

where $d_1$ is the conductor diameter [9] computed from core window dimensions, HFT current, and current density; $d_0$ is the optimized strand diameter; $m$ is the number of winding layers; $n_0$ is the number of strands per Litz-wire conductor; $\beta$ is the Litz-wire packing factor; $\delta$ is the skin depth.

Based on the AC loss model of (40), the variations of total HFT losses, including DC and AC losses and core loss with the core dimension $a$ and $K_1$ is shown in Fig. 9(a). The resultant temperature rise [9] can be determined as follows:

$$R_{\theta, rad} = \frac{10^3 \Delta T}{5.1 A_{ck} [(T_a + 273.15) - (T_c + 273.15)]}$$ (41)

$$R_{\theta, conv} = \frac{(d_{vert})^{0.25}}{1.34 A_{ck} (\Delta T)^{0.25}}; R_{\theta, sa} = R_{\theta, rad} + R_{\theta, conv}$$ (42)

$$P_{HFTZ} = \frac{\Delta T}{R_{\theta, sa}} = P_{AC} + P_{C}; P_{AC} = R_{AC} T_{conv}^2; P_C = P_{C}C_Y$$ (43)

$$A_{ck} = \left[ 4K_a(a + b) + 2K_a(K_a b + a) + 4(a + b)(K_a b + a) - 2\pi k_a d_b^2 + 2\pi b^2 + 4ab \right]$$ (44)

where $A_{ck}$ is the crosssectional area; $d_{vert}$ is the HFT vertical height; $P_{AC}$ is the winding loss; $P_C$ and $P_T$ is, respectively, the core loss and the relative core loss; $P_{HFTZ}$ is the total HFT losses; $R_{\theta, conv}$ and $R_{\theta, rad}$ are the thermal resistances due to convective and radiative heat transfer, respectively; $R_{\theta, sa}$ is the total thermal resistance; $T_a$ and $T_c$ is the ambient and surface temperature in °C, respectively; $\Delta T = T_A - T_c$.

Fig. 9(b) shows the resultant temperature variations with
a and $K_t$ assuming $T_r = 25^\circ C$. From Fig. 9(b), it can be seen that the surface temperature is minimized when $a$ is between 14mm to 17mm. This results together with the relevant $K_t$ presented in Fig. 9(a) and the minimum MLT value shown in Fig. 8(c) are utilized to determine the suitable ferrite core (E55/28/21). Table III compares the dimensions of optimized design and that of the selected core. It is evident that the proposed design optimization procedure leads to appropriate selection of available cores.

<table>
<thead>
<tr>
<th>TABLE III COMPARISON BETWEEN OPTIMIZED DESIGN AND CHosen CORE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Optimized design</td>
</tr>
<tr>
<td>$a = 17$ (mm), $K_t = 1.25$</td>
</tr>
<tr>
<td>MLT = 112 (mm)</td>
</tr>
<tr>
<td>$K_s = 2.78$</td>
</tr>
<tr>
<td>$b = 8.63$ (mm)</td>
</tr>
<tr>
<td>$n_1 = 27$ (turns)</td>
</tr>
</tbody>
</table>

D. Step 4: Optimal Number of Turns of the Secondary Winding

Fig. 10 shows the numerical results of the total converter losses ($P_{conv} = P_{L,loss} + P_{H,loss}$) with the output voltage and transformer turn ratio when $d = 1.07$, $L_{ik} = 90 \mu H$ realized with E55/28/21 core; $\phi = 22$ degrees, and $P_O = 2200 W$. For the purpose of illustration, ZVS range at 90V (dashed blue line with crosses) and 140V (dashed grey line with circles) are also shown. As will be seen, the total losses decrease with the increases in turn ratio, but ZVS operation at 140V is lost when the turn ratio is greater than 3.4. Thus the optimal turn ratio for minimum total converter losses and full ZVS operation over the 90V–140V output voltage range is 3.4. The resultant number of turns of the secondary winding is $n_2 = 8$. Fig. 11 shows the variations of minimum leakage inductance for ZVS operation according to (14) with the output voltage for $P_O = 2200 W$ and $500 W$ with $n_2 = 8$. It is obvious that ZVS operation is achieved for full range output voltage at $P_O = 2200 W$ with $L_{ik} = 90 \mu H$. At lower output power, modified modulation techniques should be considered [2] to facilitate ZVS operation.

![Fig. 10. Variation of total converter losses and ZVS range with turn ratio and output voltage.](image)

![Fig. 11. Variation of minimum leakage inductance for ZVS with output voltage for $P_O = 2200 W$ and $500 W$ with $n_2 = 8$.](image)

IV. PROTOTYPE AND MEASUREMENTS

The outcomes of the proposed HFT design optimization, which is realized with core E55/28/21, are summarized in Table IV. It is worth noting that leakage inductance computed from (25) should be rescaled by a factor 0.7 due to three-dimensional and high frequency effects [19]. The winding arrangement for the HFT design is shown in Fig. 12(a). A prototype transformer has been constructed as per the optimal design, Fig. 12(b). The magnetizing and leakage inductances seen on both the primary and secondary sides are measured using an impedance analyzer. Fig. 13 shows the variations of resultant total converter losses with output voltage and power. As can be seen, the maximum total losses occur at 90V and $P_O = 2200 W$ is about 6.59% of the rated output power. At the nominal output voltage, the total losses are reduced to less than 5%. The measurement results are shown in Fig. 14 and validate the predicted magnetizing and leakage inductance, Table IV. This implies that ZVS operation can be ensured with the proposed design method without employing extra inductor.

<table>
<thead>
<tr>
<th>TABLE IV OPTIMIZED DESIGN OF HFT</th>
</tr>
</thead>
<tbody>
<tr>
<td>$B_{max}$</td>
</tr>
<tr>
<td>Primary winding</td>
</tr>
<tr>
<td>Secondary winding</td>
</tr>
<tr>
<td>Magnetizing inductance Pri./Sec.</td>
</tr>
<tr>
<td>Leakage inductance Pri./Sec.</td>
</tr>
</tbody>
</table>

![Fig. 12. HFT design. (a) Winding arrangement. (b) Prototype.](image)

![Fig. 13. Variation of total converter losses with output voltage and power.](image)

V. CONCLUSION

In this paper, a design optimization procedure for the HFT employed in DAB isolated DC-DC converter has been described and experimentally validated. It has been shown that by considering leakage inductance, phase-shifted angle together with HFT VA rating, essential design equations for minimizing total losses of the DAB isolated DC-DC converter can be derived. It also has been demonstrated that leakage inductance requirement for ZVS operation can be achieved under the proposed design method without employing an extra inductor. Comparative study of DAB HFT design with conventional and the proposed design
methods will be performed in the near future.

VI. ACKNOWLEDGMENT
The authors gratefully acknowledge the European Commission for financial support and the P-MOB project partners for permission of the publication of this paper.

VII. REFERENCES


VIII. BIOGRAPHIES

Khoa Dang Hoang (S’10) received the B.Eng. and M.Eng. degrees from Ho Chi Minh City University of Technology, Ho Chi Minh City, Vietnam, in 2002 and 2005, respectively, and the Ph.D. degree from the University of Sheffield, Sheffield, U.K., in 2011, all in electrical and electronic engineering. He is currently working as a post-doctoral Research Associate at the University of Sheffield. His key research interests include power conversion and advanced control techniques for electrical drives.

Jiabin Wang (SM’03) received the B.Eng. and M.Eng. degrees from Jiangsu University of Science and Technology, Zhenjiang, China, in 1982 and 1986, respectively, and the Ph.D. degree from the University of East London, London, U.K., in 1996, all in electrical and electronic engineering. Currently, he is a Professor in Electrical Engineering at the University of Sheffield, Sheffield, U.K. His research interests range from motion control to electromagnetic devices and their associated drives in applications ranging from automotive, household appliances to aerospace sectors.