Throughput/Area-efficient ECC Processor Using Montgomery Point Multiplication on FPGA

Khan, Z. and Benaissa, M. orcid.org/0000-0001-7524-9116 (2015) Throughput/Area-efficient ECC Processor Using Montgomery Point Multiplication on FPGA. IEEE Transactions on Circuits and Systems II: Express Briefs, 62 (11). pp. 1078-1082. ISSN 1549-7747

Abstract

Metadata

Authors/Creators:
Copyright, Publisher and Additional Information: © 2018 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other users, including reprinting/ republishing this material for advertising or promotional purposes, creating new collective works for resale or redistribution to servers or lists, or reuse of any copyrighted components of this work in other works. Reproduced in accordance with the publisher's self-archiving policy.
Keywords: Efficiency; Elliptic Curve Cryptography (ECC); Point Multiplication (PM); Field Programmable Gate Array (FPGA); Throughput per Area (throughput/area)
Dates:
  • Published: 13 July 2015
Institution: The University of Sheffield
Academic Units: The University of Sheffield > Faculty of Engineering (Sheffield) > Department of Electronic and Electrical Engineering (Sheffield)
Depositing User: Symplectic Sheffield
Date Deposited: 12 Jun 2018 08:19
Last Modified: 12 Jun 2018 08:19
Published Version: https://doi.org/10.1109/TCSII.2015.2455992
Status: Published
Publisher: Institute of Electrical and Electronics Engineers
Refereed: Yes
Identification Number: https://doi.org/10.1109/TCSII.2015.2455992

Share / Export

Statistics