This is a repository copy of Real-Time Hardware-in-the-Loop Simulation of Permanent Magnet Synchronous Motor Drives under Stator Faults.

White Rose Research Online URL for this paper:
http://eprints.whiterose.ac.uk/114042/

Version: Accepted Version

**Article:**
Alvarez-Gonzalez, F., Griffo, A. orcid.org/0000-0001-5642-2921, Sen, B. et al. (1 more author) (2017) Real-Time Hardware-in-the-Loop Simulation of Permanent Magnet Synchronous Motor Drives under Stator Faults. IEEE Transactions on Industrial Electronics. ISSN 0278-0046

https://doi.org/10.1109/TIE.2017.2688969

**Reuse**
Unless indicated otherwise, fulltext items are protected by copyright with all rights reserved. The copyright exception in section 29 of the Copyright, Designs and Patents Act 1988 allows the making of a single copy solely for the purpose of non-commercial research or private study within the limits of fair dealing. The publisher or other rights-holder may allow further reproduction and re-use of this version - refer to the White Rose Research Online record for this item. Where records identify the publisher as the copyright holder, users can verify any specific terms of use on the publisher’s website.

**Takedown**
If you consider content in White Rose Research Online to be in breach of UK law, please notify us by emailing eprints@whiterose.ac.uk including the URL of the record and the reason for the withdrawal request.
Abstract—Hardware-in-the-loop (HIL) testing methods can facilitate the development of control strategies in a safe and inexpensive environment particularly when extreme operating conditions such as faults are considered. HIL methods rely on accurate real-time emulation of the equipment under investigation. However, no validated tools for real-time emulation of electrical drives under fault conditions are available. This paper describes the implementation of a high-fidelity real-time emulator of a Permanent Magnet Synchronous Motor (PMSM) drive in a platform suitable for HIL tests. The emulator is capable of representing the drive operation under both healthy conditions and during inter-turn stator winding faults. Nonlinearities due to saturation, higher order harmonics, slotting effects, etc. are accounted for using four-dimensional look-up tables obtained by finite element analysis (FEA). The proposed model is computationally efficient and capable of running in real-time in a FPGA platform and is validated against simulations and experimental results in a wide range of operating conditions. Potential applications of the proposed emulation environment to the development of drive control, fault detection and diagnostic algorithms are proposed.

Index Terms—Fault modelling, FPGA, Hardware-in-the-Loop, Permanent Magnet Synchronous Motor.

NOMENCLATURE

- $i_d$: d-axis current
- $i_q$: q-axis current
- $i_f$: Fault current
- $\Psi_d$: d-axis flux linkage
- $\Psi_q$: q-axis flux linkage
- $\Psi_f$: Flux linkage in faulted turns
- $\mu$: ratio of faulted turns to total number of turns
- $R_s$: Stator phase resistance
- $R_f$: Fault resistance
- $\omega_e$: Angular electrical speed
- $\theta_e$: Electrical rotor angle

I. INTRODUCTION

Hardware-in-the-loop (HIL) methodologies whereby a piece of hardware is substituted by an accurate real-time emulation, have gained widespread acceptance as a tool for rapid testing and development of data acquisition systems, electronics and control strategies in a large number of industrial applications including automotive, energy or aerospace sectors where safety implications, cost and complexity of full scale prototyping might be significant. HIL methods can be used as tools to develop control strategies for components and systems in all operating conditions including extreme conditions such as those resulting from faults in a safe, non-destructive environment. Due to the increasing use of PMSM drives in safety critical applications such as automotive traction and aerospace actuation, HIL methods capable of accurately emulating motor drives in all operating modes including faulty conditions, can provide drive systems integrators with a useful and relatively inexpensive tool for the development and testing of fault-detection, diagnostic techniques as well as post-fault control actions.

Although many motor drive emulators for HIL testing have recently been proposed in academic research and by commercial vendors, so far no validated method capable of accurately emulating in real-time the dynamics of a machine under faulty conditions has been demonstrated. The main contribution of the paper is demonstrating a novel real-time emulation of PMSM drives suitable for HIL testing of both healthy and faulty conditions considering in particular inter-turn stator short-circuit faults which have been identified as a major cause of electrical failure in a machine [1]. Short-circuit faults typically starts with inter-turn faults [2] which can eventually result in demagnetization or further catastrophic failure due to large circulating currents [3].

The degree of fidelity by which HIL systems emulate the physical behavior of the device under testing in realistic operating conditions, depends on the availability of an accurate representation of the physical system under investigation.
Although detailed models such as those based on time-domain co-simulation of Finite Elements (FE) provide a high degree of fidelity, their computational complexity prevents their applicability to the real-time computation required for HIL simulation. Real-time simulation of electric motor drives is particularly challenging due to the fast nature of the dynamics involved. Commutation of PWM signals at tens of kHz requires sampling rates in the order of several MHz in order to obtain reasonable accuracy. Field Programmable Gate Arrays (FPGAs) are emerging as the platform of choice for complex real-time simulations due to their ability to process data in parallel allowing for sampling rates and execution up to the MHz range.

HIL emulation of electric machines and drives has been proposed for Induction Motors (IM) [4]-[10] and PMSM [9]-[19]. Due to the requirements for computational efficiency, most of the published methods for real-time emulation of electric machines rely on analytical models with various degrees of simplifications. A HIL model for IM based on permeance network (PN) is presented in [5]. A similar approach based on non-linear Magnetic Equivalent Circuit (MEC) is employed to model IM in [7]. A unified framework for FPGA-based emulation of electrical machines based on state-space representation with constant inductances is presented in [10]. A real-time model based on the analytical solution of field equations to account for space harmonics in the air-gap flux density distribution of PMSM has been developed in [11] under the assumption of linear superposition.

While analytical models based on PN, MEC or analytical field solutions can achieve the computational efficiency required for real-time implementation, they might lack generality, requiring significant effort to adapt models to different topologies. Furthermore, analytical models are often based on simplifying assumptions of linearity/superposition which might not be generally applicable. Models based on pre-calculated FE solutions and stored in look-up tables for real-time implementation have been proposed as an easier to implement and more general solution to take into account non-linearities in machine behavior [5],[12],[14],[15],[20]. A real-time PMSM model taking into account angular variation of phase inductances due to space harmonics and slotting effects has been presented in [12]. However, the use of constant inductance-based model lacks the ability to account for non-linearities due to saturation of the magnetic circuit. Even if current dependent inductances are used, the separation of flux linkages in armature reaction and permanent magnet induced fluxes is only valid under linear conditions. Similar models based on pre-tabulated inductances and flux maps accounting for saturation and spatial harmonics have been proposed in [13]-[15]. However, these require proprietary tools and are based on variable inductances which pose problems in real-time simulation in voltage-driven models as the nonlinear relation between flux linkages and currents may not be easily inverted in real-time calculations. The use of differential inductances and pre-calculated inversion of current-flux relationship is proposed in [21].

Although many of the solutions proposed in literature successfully address the issues of accuracy and computational efficiency for real-time emulation of a drive system in healthy conditions, no general method capable of accurately emulating the dynamics of a machine under faulty conditions has been presented. Models of stator winding inter-turn short-circuits for PMSM have been proposed based on a number of analytical modelling techniques including the use of Dynamic Mesh Reluctances Model (DMRM) [22], PN [23] and constant inductances [24]-[25]. Besides the relative complexity in the derivation of the model and the inevitable simplifying assumptions required in most analytical models, the difficulty in accounting for the angular variation of flux linkages due to high-order harmonics in the back-EMF or slotting effects in these models has led to the development of machine models based on the extraction of flux linkage maps from FE magnetostatic computations as function of stator currents and rotor position [20], [26]. The model accounts for often neglected dependence of flux linkages on rotor angular position and can easily be extended to account for operation under inter-turn short circuits [27]. The rest of the paper describes the real-time implementation of a high-fidelity non-linear model of PMSM drive under both healthy and inter-turn stator winding short-circuit conditions. The method, based on [27], results in an accurate, yet computationally efficient modelling technique since the terminal current versus stator flux linkages relationships are pre-calculated off-line and stored in look-up tables during real-time operation. Practical implementation in a FPGA-based platform is illustrated and validation of the proposed emulation is presented both against FE simulations and experimental tests over a wide range of operating conditions. Results show a good degree of accuracy on the real-time emulation while maintaining a low computational complexity for implementation on low-cost hardware.

II. HIGH FIDELITY FAULT MODEL OF PMSM

The proposed modelling framework for PMSM under inter-turn short-circuit fault is adapted from [27] and illustrated with reference to Fig. 1. Without loss of generality, the turn fault is assumed to be in phase C divided into a healthy and a faulty coils denoted as \( C_h \) and \( C_f \) respectively. The fault is modelled by a fault resistance \( R_f \), and the fault current is denoted by \( i_f \).

The ratio of short-circuited turns to the total number of turns in the phase winding is indicated with \( \mu \).

![Figure 1. Three-phase stator winding with inter-turn short circuit fault.](image)
A. Analytical Model in dq-Frame

In the synchronous dq reference frame the voltage equations describing the stator flux linkages dynamics can be demonstrated to be [27]:

\[ v_d = R_s i_d + \frac{d\psi_d}{dt} - \omega_e \psi_q - \frac{2}{3} \mu R_s \sin \left( \theta_e + \frac{2}{3} \pi \right) i_f \] (1a)

\[ v_q = R_s i_q + \frac{d\psi_q}{dt} + \omega_e \psi_d - \frac{2}{3} \mu R_s \cos \left( \theta_e + \frac{2}{3} \pi \right) i_f \] (1b)

while the voltage across the shorted turns is given by:

\[ v_f = R_f i_f = \mu R_s \left( i_q \sin(\theta_e + 2\pi/3) + i_q \cos(\theta_e + 2\pi/3) \right) - i_f \] (2)

The relationships between stator flux linkages, stator currents and rotor mechanical angular position \( \theta_m \) is given by the non-linear four-dimensional maps:

\[ \psi_d = f_d(i_d, i_q, i_f, \theta_m) \] (3)

\[ \psi_q = f_q(i_d, i_q, i_f, \theta_m) \] (4)

\[ \psi_f = f_f(i_d, i_q, i_f, \theta_m) \] (5)

which can be extracted from a set of magnetostatic FE computations and stored in lookup tables. Saturation, spatial saliency and harmonics are accounted for. Although neglected here, iron losses and thermal effects can also be included in the same modelling framework [28]. Integration of (1)-(2) requires the inversion of the flux maps (3)-(5) to give:

\[ i_d = f_d^{-1}(\psi_d, \psi_q, \psi_f, \theta_m) \] (6)

\[ i_q = f_q^{-1}(\psi_d, \psi_q, \psi_f, \theta_m) \] (7)

\[ i_f = f_f^{-1}(\psi_d, \psi_q, \psi_f, \theta_m) \] (8)

While this inversion could in principle be achieved in dynamic simulations using e.g. iterative algorithms, given the non-linearity of (3)-(5), it would result in computationally intensive calculations which could be very challenging for real-time implementation. Instead, the current maps (6)-(8) are pre-calculated offline and stored in four-dimensional lookup-tables.

B. FE model

![Figure 2. Full FE model of the employed IM machine.](image)

Validation of the proposed modelling methodology is performed with reference to a three-phase, 6-pole and 36-slot permanent magnet assisted synchronous reluctance machine designed to maximize reluctance torque, whose cross-section is shown in Fig. 2. The machine has 2 slots per pole per phase and incorporates a 3-step rotor skew of \( 7^\circ \) (mech) modelled according to the method described in [27]. Laminations were manufactured by a process of laser cutting whose detrimental effect on machine performance is taken into account in the FE model by addition of extra air gaps.

Two turns in phase C have been modelled discretely to allow for inter-turn short-circuit emulation. Faults in any other phase can be easily simulated without the need to run any further FE computation, by simply shifting the rotor electrical angle as:

\[ \theta_e = \begin{cases} 
\theta_e - 2/3\pi & \text{fault in phase a} \\
\theta_e - 4/3\pi & \text{fault in phase b} \\
\theta_e & \text{fault in phase c}
\end{cases} \] (9)

III. HARDWARE IMPLEMENTATION

Real-time implementation requires discretization of eqs. (1)-(2). The chosen algorithm could have implications on accuracy and stability of the numerical simulation depending on the discretization time step [29]. The computational efficiency of the model allows the choice of relatively small time step (~1μs) compared to the electrical time constants guaranteeing stability and accuracy. For simplicity in implementation the forward Euler discretization is used resulting in:

\[ \psi_d(k + 1) = \psi_d(k) + \Delta t \left[ v_d(k) - R_s i_d(k) + \omega_e(k) \psi_q(k) + \frac{2}{3} \mu R_s \sin(\theta_e(k) + 2\pi/3) i_f(k) \right] \] (30a)

\[ \psi_q(k + 1) = \psi_q(k) + \Delta t \left[ v_q(k) - R_s i_q(k) - \omega_e(k) \psi_d(k) + \frac{2}{3} \mu R_s \cos(\theta_e(k) + 2\pi/3) i_f(k) \right] \] (10b)

\[ \psi_f(k + 1) = \psi_f(k) + \Delta t \left[ v_f(k) - \mu R_s \left( i_d(k) \sin(\theta_e(k) + 2\pi/3) + i_q(k) \cos(\theta_e(k) + 2\pi/3) - i_f(k) \right) \right] \] (10c)

![Figure 3. Block diagram illustrating the Hardware-in-the-Loop arrangement.](image)
acquisition and control platform NI cRIO-9082. The code is implemented on the Spartan-6 LX150 FPGA-based chassis and programmed through LabVIEW FPGA. The FPGA is clocked at 40MHz. Six PWM gate drives digital inputs are sampled at 5MHz. Output currents are generated with a digital-to-analog conversion at 115 kHz rate. A schematic diagram illustrating the emulation step is shown in Fig. 4.

A 32-bit fixed-point representation is used for the internal variables. A schematic diagram illustrating the emulation step is shown in Fig. 4.

Table I. THREE PHASE CONVERTER SWITCHING STATES

<table>
<thead>
<tr>
<th>Switching state</th>
<th>Switches ON</th>
<th>Space vector</th>
<th>Va</th>
<th>Vb</th>
<th>Vc</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Qo,Qo,Qo</td>
<td>Vd(0,0,0)</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>Qo,Qo,Qo</td>
<td>Vd(1,0,0)</td>
<td>2/3</td>
<td>-1/3</td>
<td>-1/3</td>
</tr>
<tr>
<td>2</td>
<td>Qo,Qo,Qo</td>
<td>Vd(1,1,0)</td>
<td>2/3</td>
<td>1/3</td>
<td>-2/3</td>
</tr>
<tr>
<td>3</td>
<td>Qo,Qo,Qo</td>
<td>Vd(0,1,0)</td>
<td>-2/3</td>
<td>1/3</td>
<td>-2/3</td>
</tr>
<tr>
<td>4</td>
<td>Qo,Qo,Qo</td>
<td>Vd(0,1,1)</td>
<td>-2/3</td>
<td>-1/3</td>
<td>-2/3</td>
</tr>
<tr>
<td>5</td>
<td>Qo,Qo,Qo</td>
<td>Vd(0,0,1)</td>
<td>-2/3</td>
<td>-1/3</td>
<td>-2/3</td>
</tr>
<tr>
<td>6</td>
<td>Qo,Qo,Qo</td>
<td>Vd(1,0,1)</td>
<td>2/3</td>
<td>-2/3</td>
<td>-2/3</td>
</tr>
<tr>
<td>7</td>
<td>Qo,Qo,Qo</td>
<td>Vd(1,1,1)</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

Figure 4. Hardware-in-the-loop design configuration.

State variables and outputs of the model are the stator flux linkages, rotor angle and currents, respectively. Current output calculation is based on the four-dimensional current maps (6)-(8). Since FPGAs do not support multidimensional memory storage, the four-dimensional arrays containing dq-axes and fault currents as functions of $\psi_d, \psi_q, \psi_f, \theta$ have been reprocessed in a one-dimensional array. A computationally efficient method of memory addressing based on four-dimensional linear interpolations on one-dimensional arrays of data has been implemented as schematically illustrated in Fig. 5. The 4D table look-up is based on the application of four successive one dimensional interpolations. Appropriate offsets, depending on the spatial discretization in the $\theta$ space and the resulting number of elements in the tables, are required to access the correct position in the unidimensional memory array. For the case under study there are 12 steps in $d$-axis flux, $q$-axis flux, and faulted coil flux and 61 steps in rotor position $\theta$, resulting in 105,408 elements per current map. Given the relative complexity of such system, pipelining must be employed for parallel data processing.

For computational efficiency and speed of execution only FPGA’s internal block RAM is used for data storage of the look-up tables. The use of incremental inductances proposed e.g. in [21] might have increased storage requirements resulting in the need for additional external memory with additional overhead in terms of access time.

Figure 5. Interpolation system block diagram.

Three phase converter emulation has been carried out considering only 8 switching states including two zero states as seen in Table I. Dead times are not considered for this application but can be easily included.
Table II lists the FPGA resource usage for the proposed model. The most demanding subsystem in terms of resources is the look-up table allocation which results in 99% usage of the available block RAM. Most of the arithmetic calculations based on adders/multiplier and accumulator is implemented using the available DSP48 blocks. Higher resolution in the current/flux maps, and hence bigger look-up tables, can easily be obtained with bigger and more expensive FPGAs or using external RAM.

Table III lists the rate of execution of each sub-system of the real-time simulation. In particular the table shows the number of cycles of the 40MHz clock required for the calculation of each subsystem. The most demanding is the current maps interpolation. Since all parts are executed in parallel, the total rate of execution is determined by the slowest, i.e. the current interpolation which requires 1.25μs. Digital to analog conversion for outputting current waveforms is executed in parallel at 115kS/s as limited by the available DAC. Faster DACs can in principle be used.

The proposed method based on interpolation over 4-D look-up tables results in significantly shorter execution time compared with iterative methods required for solving the nonlinearities resulting from iron saturation effects. As an example, several hundreds μs with a 100MHz clock are required in [7] for solving the nonlinear permeance network with an iterative Newton-Raphson algorithm. Similar latencies to those shown in Tab. III are reported in other publications that use analytical models or look-up tables e.g. [10]-[11],[15].
Peak and rms fault current results are compared for different speeds ranging from 500 to 6500 r/min and two different load conditions as shown in Fig.8. In general, a good match between FEA, HIL and experimental results is shown, with a maximum error below 15% occurring at lower rotor speeds and lower load resistance. The main cause of error is the poor repeatability of the contactor resistance which varies from 2 to 2.5mȍ (25% variation) at different contactor closures during the experiments. At lower speeds, the resistive component dominates the overall fault impedance compared with higher speeds, where the dominating contributor is inductance. Figures 9-10 show measured and simulated fault current waveforms in four different conditions at rotor speeds of 1500 and 5500 r/min under no load and at 0.69-ȍ load, respectively. Figures 11-12 show comparisons in d- and q-axis current ripples in two different operating conditions at 5500 and 3500 r/min, respectively, confirming the good agreement between the proposed real-time modelling and the experimental measurements.

Figure 8. Comparison of FE based simulation, hardware-in-the-loop (HIL) and experimental (EXP) rms and peak fault current values at various speeds at (a) No load (b) 2.2ȍ load.

Figure 9. Comparison of FE based simulation, hardware-in-the-loop (HIL) and experimental (EXP) fault currents at (a) 1500 r/min and no load and (b) 5500 r/min and no load.

Figure 10. Comparison of FE based simulation, hardware-in-the-loop (HIL) and experimental (EXP) dq-axes currents at 5500 r/min and 2.2ȍ load.

Figure 11. Comparison of FE based simulation, hardware-in-the-loop (HIL) and experimental (EXP) dq-axes currents at 5500 r/min and 2.2ȍ load.
VI. APPLICATION

In order to demonstrate the application of the proposed real-time emulation to the development and test of fault detection strategies, two fault transients cases are presented here. Figure 13 shows the output currents following the inter-turn short-circuit fault when the machine is operated in generator mode supplying a 2.2Ω resistive load. A frequency domain analysis of current in phase C shown in Fig.14, demonstrates the potential application of a fault detection indicator based on tracking of the third harmonic in phase currents [30]. Although many different fault detection techniques exist in literature [3], simple strategies as the previously mentioned may be used as a proof of application. The purpose here is not to propose a novel fault detection method, but to provide a practical application example of the proposed emulation tool for the development of fault detection and classification strategies.

Similarly, Figs. 15-16 show a transient following the inter-turn short-circuit fault when the virtual machine is operated in motoring mode, driven by a virtual inverter operating at 10kHz switching frequency and controlled with standard FOC using the platform on the left of Fig. 3.

The controller has been implemented on a NI sb-RIO platform based on Xilinx Zynq-7010 SoC. The interface between the emulator and the controller under test consist on 2 analog channels for phase currents, 6 digital I/Os for pulse width modulated (PWM) signals and 8 bits digital outputs for angle position feedback.

Due to their relatively high bandwidth, the PI current controllers partially compensate for the distortion following the fault, making current signature-based fault detection more difficult. The post-fault increase of third harmonics in phase currents results in an increase in the second harmonics in the synchronous dq reference frame currents. A potentially more robust fault detection method based on the extraction of the second harmonic in the q-axis current [31], has also been implemented using a single-frequency Fourier series tracking.
algorithm schematically illustrated in Fig. 17. The resulting fault indicator is shown in Fig. 18.

![Figure 16. Motoring mode FFT of the faulted phase current $I_c$ and (b) after the fault appears.](image)

![Figure 17. Single-frequency Fourier series second harmonic component magnitude monitoring algorithm.](image)

![Figure 18. q-axis current second harmonic component magnitude before and after the fault.](image)

VII. CONCLUSION

This paper has presented the real-time implementation of a high-fidelity model of PMSMs under both healthy and faulty conditions. In particular, the proposed real-time modelling is suitable for HIL development and tests of motor controllers and is capable of accurately representing machines both in healthy conditions and with stator winding inter-turn faults. Detailed description of the modelling and its real-time hardware implementation on a FPGA platform have been discussed, including implications on FPGA resources and execution time. Extensive experimental validation in a range of operating conditions, including several fault scenarios, have been presented, demonstrating the accuracy of the proposed real-time modelling. Potential applications to the development of fault detection strategies are highlighted and demonstrated through practical examples.

The proposed HIL modelling framework represents a valuable platform for the development of drive control algorithms. The proposed method for modelling of stator faults provides a novel tool for developing fault detection and diagnostic algorithms in a safe and relatively inexpensive environment, in realistic operating conditions and without significant loss of accuracy.

The model could also be further refined to account for thermal effects as well as additional fault conditions such as partial demagnetization and faults in inverter and sensors.

VIII. REFERENCES


Fernando Alvarez-Gonzalez (S’16) received the B.Eng. and M.Eng. degrees from the University of Oviedo, Asturias, Spain, in 2012 and 2014, respectively. He is currently working toward the Ph.D. degree at The University of Sheffield, Sheffield, U.K. His recent research interest include modelling, fault detection and Hardware-in-the-Loop simulation of permanent magnet motors for traction applications.

Antonio Griffo (M’13) received the M.Sc. degree in electronic engineering and the Ph.D. degree in electrical engineering from the University of Napoli “Federico II,” Naples, Italy, in 2003 and 2007, respectively. From 2007 to 2013, he was a Research Associate with the University of Sheffield, Sheffield, U.K., and the University of Bristol, Bristol, U.K. He is currently a Lecturer with the Department of Electronic and Electrical Engineering, University of Sheffield. His research interests include modeling, control and condition monitoring of electric power systems, power electronics converters, and electrical motor drives, for renewable energy, automotive and aerospace applications.

Bhaskar Sen (M’17) received his B.E. degree from Delhi College of Engineering, Delhi, India in 2003, M.Tech. degree from Indian Institute of Technology, Kanpur, India in 2006, both in electrical engineering and Ph.D. degree in electrical and electronic engineering from the University of Sheffield, UK in 2015. From 2006 to 2011, he worked as a research engineer with GE Global Research, Bangalore, India. Currently he is working as a research associate in the University of Sheffield, U.K. His current research interests include electrical machine fault modelling, machine fault detection and fault tolerant drives.

Jiabin Wang (SM’03) received the B.Eng. and M.Eng. degrees from Jiangsu University, Zhenjiang, China, in 1982 and 1986, respectively, and the Ph.D. degree from the University of East London, London, U.K., in 1996, all in electrical and electronic engineering. Currently, he is a Professor in Electrical Engineering at the University of Sheffield, Sheffield, U.K. From 1986 to 1991, he was with the Department of Electrical Engineering at Jiangsu University, where he was appointed a Lecturer in 1987 and an Associated Professor in 1990. He was a Postdoctoral Research Associate at the University of Sheffield, Sheffield, U.K., from 1996 to 1997, and a Senior Lecturer at the University of East London from 1998 to 2001. His research interests range from motion control and electromechanical energy conversion to electrical drives for applications in automotive, renewable energy, household appliances and aerospace sectors. He is a fellow of the IET and a senior member of IEEE.