This is a repository copy of *Performance evaluation of SiC MOSFET in 5-level single phase converter*. 

White Rose Research Online URL for this paper:
http://eprints.whiterose.ac.uk/100476/

Version: Accepted Version

**Proceedings Paper:**

https://doi.org/10.1049/cp.2016.0360

This paper is a postprint of a paper submitted to and accepted for publication in The 8th IET International Conference on Power Electronics, Machines and Drives (PEMD) 2016 and is subject to Institution of Engineering and Technology Copyright. The copy of record is available at IET Digital Library

**Reuse**
Unless indicated otherwise, fulltext items are protected by copyright with all rights reserved. The copyright exception in section 29 of the Copyright, Designs and Patents Act 1988 allows the making of a single copy solely for the purpose of non-commercial research or private study within the limits of fair dealing. The publisher or other rights-holder may allow further reproduction and re-use of this version - refer to the White Rose Research Online record for this item. Where records identify the publisher as the copyright holder, users can verify any specific terms of use on the publisher’s website.

**Takedown**
If you consider content in White Rose Research Online to be in breach of UK law, please notify us by emailing eprints@whiterose.ac.uk including the URL of the record and the reason for the withdrawal request.
Performance evaluation of SiC MOSFET in 5-level single phase converter

J. D. Gomez-Palomino, M. P. Foster, D. A. Stone

University of Sheffield, Department of Electronic and Electrical Engineering, Mappin Street
Sheffield S1 3JD, United Kingdom
m.p.foster@sheffield.ac.uk

Keywords: Multilevel, single phase, neutral point clamped (NPC), silicon carbide (SiC), efficiency.

Abstract
The use of silicon carbide (SiC) semiconductor power devices has been studied and evaluated in a wide variety of converters. The work presented in this paper shows the performance of C2M SiC MOSFETs compared to Si devices operating as switching elements in a 5-level, single phase, multilevel converter. The paper describes the multilevel converter platform used to undertake the evaluation study and experimental results for the operating temperature of the MOSFETs and conversion efficiency are shown for frequencies ranging from 20 kHz to 80 kHz. Finally, a discussion of the results obtained to highlight the differences in the performance of the Si and SiC devices and the feasibility of using SiC in MLC.

1 Introduction
The impetus to reduce the use of electrical energy produced from fossil fuel resources, and the continued increased in electric powered equipment, has led to the increased deployment of alternative energy resources. A power converter is often required to ensure its energy is supplied to the load in the most efficient manner. A multilevel converter (MLC) is a DC to AC power electronic converter topology that is able to produce output waveforms featuring a much lower harmonic distortion when compared to the typical 2 level converter. In a MLC lower distortion is achieved by reducing the voltage step-size that occurs during a commutation event. Many different MLC topologies have been studied and all exhibit specific attributes which make them more suitable for certain applications. Indeed, some MLC use individual DC voltage sources whereas others split a single DC voltage into multiple levels using capacitor dividers and require ingenious control algorithms to ensure the capacitor voltage remain in balance so as not to affect waveform purity.

The work presented here is focused on a single phase 5-level Neutral Point Clamped (NPC) and is similar to system described [1], see Figure 1. Capacitor voltage balancing control ensures the voltage at the midpoint of C1 and C2 is stable and uses adapted form of space vector modulation typically employed in single phase drive systems [2].

To reduce filtering requirements it is desirable to operate the MLC at higher frequencies, however, this can reduce efficiency due to switching losses. Emergent semiconductor devices, such as Silicon Carbide (SiC) MOSFETs, enable high switching frequency and high temperature operation thereby reducing filter size and cooling requirement compared to their silicon (Si) counterparts.

Previous work has been reported in [3] to [7] comparing the performance of SiC over Si devices in multilevel topologies. In [3] and [7] a modular multilevel converter comparison simulation study was undertaken to evaluate the performance of Si IGBT and diode over SiC MOSFET and SiC JFET respectively. In reference [4] a study comparing the efficiency and operating temperatures of a medium power 3-level switched neutral point converter was undertaken by replacing the Si IGBT and Si antiparallel diode with their SiC counterparts. The work presented in references [5] and [6] examine improvement that can be achieved with a 3-level NPC topology. Reference [5] uses simulation to evaluate the performance of SiC diodes (antiparallel and clamping) by comparing the average junction temperature and losses differences with an all Si converter. Reference [6] focuses on a 3-phase converter, and uses simulation to evaluate a variety of PWM methods and the Total Harmonic Distortion (THD) for different gate resistances.

In this paper we present the findings of an experimental study on the performance of SiC MOSFETs and SiC anti-parallel...
The 5-level MLC is based on utilising 2 phases of the 3-level implemented in LabVIEW, with a FPGA providing gate directional power flow and the control of the system is level converter. The entire system is designed to provide bi-switch is ON and ‘0’ indicating the switch state is OFF.

2 5-level NPC Converter

The evaluation platform for this work was a 5-level NPC intended for use in a Vehicle to Grid (V2G) application. The block diagram of the complete system is presented in Figure 2. The work presented here concentrates on the DC to AC 5-level converter. The entire system is designed to provide bi-directional power flow and the control of the system is implemented in LabVIEW, with a FPGA providing gate control signals to the MOSFETs.

The 5-level MLC is based on utilising 2 phases of the 3-level Half-Bridge Neutral Point Clamped (3L-HB-NPC) proposed in [8]. The DC-link is composed of two capacitors C1 and C2 where the input voltage (V) is divided in 2 discrete levels (V/2 and -V/2), Figure 1. Considering a single leg, the output is taken from A and 0, where 0 is the neutral point between the 2 capacitors. The leg output voltage V_{A0} can take on one of three levels -V/2, 0, or V/2 and is produced using the switching states (S1,S2) listed in Table 1 where ‘1’ means the switch is ON and ‘0’ indicating the switch state is OFF.

<table>
<thead>
<tr>
<th>V_{A0} or V_{B0}</th>
<th>S1</th>
<th>S2</th>
<th>S11</th>
<th>S12</th>
</tr>
</thead>
<tbody>
<tr>
<td>V_{A0}/2</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>-V_{A0}/2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Table 1: Switch states 3-level NPC

Although there are different implementations of the NPC topology reviewed in [8], for a single phase system, a topology with an additional leg or phase can be added, taking the output from nodes A and B making the 5-level Full-Bridge NPC (5L-FB-NPC) topology with output voltage levels defined as V, V/2, 0, -V/2 and –V. By using redundant switching states to generate the output voltage the individual divider capacitor voltages maybe balanced.

3 Si and SiC evaluation devices

Wide bandgap (WBG) semiconductor materials such as SiC is enabling an unprecedented performance to be obtained with power electronic switching devices allowing power electronic converters to operate with higher voltage stress, higher temperatures and with reduced size.

Reference [9] presents a review of a series of SiC and Gallium Nitride (GaN) devices including SiC MOSFETs in the range from 1.2kV to 10kV and provides details on the latest improvements in the technology including the MOSFETs in the 1.2kV range from Cree and ROHM. It has been demonstrated in [10] that the 2nd generation of Cree MOSFETs (C2M) can provide long term reliability, based on a stress of 1000 hours and 150°C and 175°C for a V_{GS} of -15V and 20V respectively.

The power electronic devices evaluated in this study are listed in Table 2. The silicon MOSFET N95 was chosen as its ratings are comparable to the range of the SiC devices being evaluated. MOSFETs SiC 040 and SiC 280, were chosen for comparison due to their low R_{DS(on)} and low current rating respectively.

<table>
<thead>
<tr>
<th>Name</th>
<th>MOSFET</th>
<th>Manufacturer</th>
<th>V_{DS} (V)</th>
<th>I_{DS} (A)</th>
<th>R_{DS(on)} (mΩ)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Si N95</td>
<td>Si</td>
<td>ST</td>
<td>950</td>
<td>10</td>
<td>680</td>
</tr>
<tr>
<td>Si FDP</td>
<td>Si</td>
<td>Fairchild</td>
<td>100</td>
<td>164</td>
<td>4.5</td>
</tr>
<tr>
<td>SiC 040</td>
<td>SiC</td>
<td>CREE</td>
<td>1200</td>
<td>60</td>
<td>40</td>
</tr>
<tr>
<td>SiC 280</td>
<td>SiC</td>
<td>CREE</td>
<td>1200</td>
<td>10</td>
<td>280</td>
</tr>
</tbody>
</table>

Table 2: Switching devices for performance evaluation in 5-level single phase converter

4 Experimental evaluation

In order to effectively evaluate the performance of the switching devices, an external antiparallel SiC diode and a blocking diode was used to minimize the effect of the body diode of the MOSFETs were used as shown in Figure 3, the diode characteristics are detailed in Table 3. The diodes were selected to match the specification of the converter and they were mounted on the same heatsink as the switching devices. The terminals shown as G, D and S in Figure 3, represent the actual terminals connected to the converter topology presented in the previous section.

For each device under test its temperature was measured by using thermocouples attached to the heatsink. The ambient temperature in a laboratory was also measured and subtracted from the measured device temperatures to provide measurements for the temperature rise caused by the losses. The efficiency is determined by measuring the input and output power of the converter.
The experimental apparatus, Figure 4, is housed inside an enclosure with forced air provided by fans blowing from the S1 and S3 devices to S21 and S41. Since S1 and S3 are located closest to the fans they receive greater cooling. Labels S1-4 and S11-41 show the locations of the heatsinks fitted with the power devices and C1, C2 are the DC capacitors. The heatsinks have a thermal resistance of $R_{\text{th}} = 4^\circ\text{C/W}$. The operating conditions for the experiments are the same, with the evaluation MOSFETs being the only change made during the experiments.

The results for the Si devices evaluated in the experiments is depicted in Figures 5 and 6 shows that for the N95 the temperature rise fluctuates in the range from 50$^\circ$C to 110$^\circ$C and for the FDP from 15$^\circ$C to 37$^\circ$C, for the range of frequencies tested.

<table>
<thead>
<tr>
<th>Name</th>
<th>Device</th>
<th>Manufacturer</th>
<th>$V_{\text{RRM}}$ (V)</th>
<th>$I_{\text{F}}$ (A)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Blocking Diode</td>
<td>Si Schottky diode</td>
<td>IXYS</td>
<td>600</td>
<td>50</td>
</tr>
<tr>
<td>Antiparallel diode</td>
<td>SiC Diode</td>
<td>CREE</td>
<td>1200</td>
<td>11</td>
</tr>
</tbody>
</table>

Table 3: Characteristics of blocking diode and antiparallel diode

Figure 3: MOSFET with external SiC antiparallel diode and blocking diode.

Figure 4: Hardware of converter evaluated

Figure 5: Temperature rise of Si N95 MOSFETs in MLC

Figure 6: Temperature rise of Si FDP MOSFETs in MLC
The results presented in Figure 7 and 8 correspond to the SiC devices 280 and 040 respectively. The temperature rise is in the range from 25°C to 55°C for 280 MOSFETs and from 12°C to 40°C for the 040 MOSFETs.

Figure 7: Temperature rise of SiC 280 MOSFETs in MLC

Figure 8: Temperature rise of SiC 040 MOSFETs in MLC

Despite the distribution of the temperatures between the devices, the average temperature rise of all the devices increases with frequency. In Figure 9 the mean temperature of all the devices for a given frequency is taken and plotted to show the average temperature rise as a function of frequency for the Si and SiC devices.

Figure 9: Average temperature as a function of frequency for the Si and SiC devices

Efficiency measurements for the MLC fitted with the four types of MOSFETs is shown in Figure 10. As expected the converter with the SiC 040 devices installed performs the best with efficiencies of 88% to 83%, then the Si FDP gives the next highest efficiency with 88.5% to 80%. SiC 280 gives an overall efficiency of 81% to 75% and finally the device giving the lowest efficiency is the N95 with 72% to 66%.

The results clearly show the impact that $R_{DS(on)}$ and operating frequency on the performance of the converter. This is clearly seen in the efficiency measurements as the converter fitted with the 040 devices exhibits the highest efficiency for the range of frequencies considered.

5 Conclusions and future work

The evaluation of performance of SiC compared to Si devices in the 5-level MLC presented in this paper shows the effect of the $R_{DS(on)}$ on the temperature rise of the devices and efficiency. The second generation of SiC MOSFETs and Si MOSFETs evaluated were chosen for their low $R_{DS(on)}$ (SiC 040 and Si FDP) and for the similarity in current and voltage ratings (SiC 280 and Si N95).

The overall performance of SiC devices evaluated in the converter is significantly higher, the low temperature rise with SiC devices would allow the reduction of size as the cooling systems required by these devices are smaller and operating at higher frequencies implies a reduction in filter component’s dimensions. Although the temperature rise with Si FDP and SiC 040 appears to be close, the SiC competitor gives lower temperature rise at higher frequencies. Furthermore, the reliability of the SiC devices should be greater as the Si N95 operates at 85% of its voltage rating compared to less than 10% of SiC 040 rating.

It should be noted that the control and modulation scheme remained unchanged for the experiments presented here. It may be possible to modify the control to decrease switching
losses for the different frequencies considered which could reduce the temperature rise in the devices and improving the overall efficiency and is currently under investigation.

Acknowledgements

This project is supported by the Mexican National Council for Science and Technology (CONACyT) scholarship scheme.

References


